




DATAPoint

Product specification and
hardware reference manual


Datapoint 3800

DATAPOINT 3800 SYSTEM


FRONT




SIDE



BACK (3810/3815/3820)



BACK (3812/3817/3822)



PREFACE

The computer-oriented user will find this manual useful for evaluation of Datapoint 3800 system capabilities and limitations. However, only the hardware considerations are covered in this manual. The full utility of the Datapoint 3800 system cannot be appreciated until the available software support for the machine has been reviewed.

A complete family of software packages available for the Datapoint 3800 system includes high-level languages, operating systems, source code and text editors, communications programs, utility programs, etc. Reference should be made to the latest issue of the Datapoint Software Catalog for more complete information.

Table of Contents

PART 1 GENERAL FEATURES	
1.1 Introduction	1
1.2 System Elements	1
1.3 CRT Display	1
1.4 Keyboard.....	1
1.5 Processor.....	1
1.6 Memory.....	1
1.7 RIM.....	1
1.8 General Specifications.....	1
1.9 Peripherals - 3810/3815/3820 Processors Only.....	2
1.10 Model Codes	2
PART 2 KEYBOARD	
2.1 General	3
2.2 Keyboard Operation	3
PART 3 DISPLAY	
3.1 General Description	11
3.2 Display Operation.....	11
PART 4 RIM MODULE	
4.1 General Description	13
PART 5 PROCESSOR	
5.1 Macro Instruction Set.....	15
5.1.1 Macro-Level Interrupts	15
5.1.2 Macro Instructions New for the 3800	15
5.1.3 Macro-Level Execution Rate	15
5.1.4 Fixed Overhead	15
5.1.5 Variable Overhead.....	15
5.2 Memory Specifications	15
5.2.1 RAM	15
5.2.2 ROM	16
5.3 Memory Allocation.....	16
5.3.1 Address Generation	17
5.4 Processor Instructions	18
5.5 Comparisons to 5500 Instructions	18
5.6 Presentation Format.....	18
5.7 Datapoint 3800 Instruction Set.....	19
5.7.1 Category 1 - 2200 Instructions.....	19
5.7.2 Category 2 - Augmented Category 1 Instructions	26
5.7.3 Category 3 - Multibyte (string) Operations	27
5.7.4 Category 4 - Process or State Save and Restore Instructions	30
5.7.5 Category 5 - Address Manipulation Instructions	31
5.7.6 Category 6 - Operating System Control.....	32
5.7.7 Category 7 - 6600 Type Instructions	33
5.7.8 Instructions New to the 3800	34
PART 6 INPUT/OUTPUT (3810/3815/3820)	
6.1 General	37
6.2 Input/Output Physical Connections	37

APPENDIX A MACRO ROM	
Chapter 1 ROM DEBUGGER FACILITY.....	39
1.1 Introduction	39
1.2 3800 Debug Command Summary.....	39
1.3 Special Considerations	39
Chapter 2 CRT DISPLAY ROUTINES.....	39
2.1 Introduction	39
2.1.1 Group I - RAM Vectors	39
2.1.2 Group II - RAM Control Locations	40
2.1.3 Group III - ROM Vectors	40
2.2 CRT Display Routines	40
2.2.1 DOS DSPLY\$ Compatible Routines.....	40
2.3 DOS Function 6 Routines.....	41
2.4 Cursor Manipulation	42
2.4.1 Character Used for a Cursor.....	42
2.4.2 Turning the Cursor On and Off	42
2.5 Converting Cursor Positions to Memory Locations.....	42
2.6 Keyboard/Display Initialization	42
2.6.1 Initializing Values	42
2.6.2 Loading the Character Set.....	42
APPENDIX B AUDIO CHANNEL USAGE PRORAMMABLE BEEP AND CLICK (3810/3815/3820 Only)	
Chapter 1 PROGRAMMABLE BEEP AND CLICK.....	43
1.1 Introduction	43
1.2 Audio Channel Control	43
1.3 Audio String Considerations	43
1.4 Audio Control Codes	43
APPENDIX C 3800 SERIAL INTERFACE MODULE	
Chapter 1 COMMUNICATIONS MODULE.....	45
1.1 Introduction	45
1.2 Features Common to All Modes	45
1.2.1 Transmit Buffer.....	45
1.3 Transmit Buffer Instructions	45
1.3.1 Serial Interface OUT-SIOUT (062 167).....	45
1.3.2 Serial Interface Multiple OUT (113 167).....	45
1.3.3 Serial Interface Control OUT-SICMOUT (167)	45
1.3.4 Serial Interface Control Multiple OUT-SICMOUT (111 167).....	45
1.4 RECEIVE BUFFER.....	45
1.5 RECEIVE BUFFER INSTRUCTIONS	46
1.5.1 Serial Interface 1N-SIIN (163).....	46
1.5.2 Serial Interface Multiple IN-SIMIN (062 163).....	46
1.6 COMMUNICATIONS INITIALIZATION INSTRUCTIONS	46
1.6.1 Serial Interface START-SISTART (165).....	46
1.6.2 Serial Interface SYNChronize - SISYNC (111165)	46
1.7 MODEM AND ACU INSTRUCTIONS	46
1.7.1 Serial Interface MODem IN-SIMODIN (161).....	46
1.7.2 Serial Interface MODem OUT-SIMODOUT (062 161).....	47
1.7.3 Serial Interface ACU IN-SIACU1N (111 161).....	47
1.7.3.1 ACU Usage.....	47
1.7.3.2 Supplementary Modem Usage.....	48
1.7.4 Serial Interface ACU OUT-SIACUOUT (113 161).....	48
1.7.4.1 ACU Usage.....	48
1.7.4.2 Supplementary Modem Usage.....	48
1.8 SDLC MODE.....	48

1.8.1 Initialization of SDLC Mode	48
1.8.2 SDLC Receive	49
1.8.3 SDLC Transmit	49
1.9 BISYNC MODE	49
1.9.1 Initialization of BISYNC Mode	49
1.9.2 BISYNC Receive	49
1.9.3 BISYNC Transmit	50
1.10 GENERALIZED SYNCHRONOUS MODE	50
1.10.1 Initializing GENSYNC Mode	50
1.10.2 GENSYNC Receive	50
1.10.3 GENSYNC Transmit	50
1.11 ASYNCHRONOUS MODE	50
1.11.1 Initializing ASYNC Mode	50
1.11.2 ASYNC Receive	51
1.11.3 ASYNC Transmit	51

APPENDIX D TABLE OF TIMINGS FOR INSTRUCTION SET	53
---	----

FIGURES

1-1 3800 Block Diagram	2
2-1a 3800 Multipurpose Keyboard Layout	7
2-1b 3800 Universal Keyboard Layout	8
2-1c 3800 Multipurpose/3270 Keyboard Layout	9
3-1 Character Display	11
5-1 3800 Logical Memory Map	16
5-2 Base Register and Memory Sector Table	17

TABLES

2-1a Multipurpose Keyboard Coding (ASCII and Word Processing)	4
2-1b Universal Keyboard Coding (ASCII)	5
2-1c Multipurpose/3270 Keyboard Coding	6
5-1 External Commands - 3810/3820 Internal Commands - 3812/3822 EX(exp)	25

PART 1 GENERAL FEATURES

1.1 Introduction

The Datapoint® 3800 is a low-cost, remotely-loaded, programmable processor used as an Applications Processor in the Datapoint Attached Resource Computer™ System. It cannot run stand alone, but must obtain its operating system and programs from a File Processor in the ARC™ System or from a Data Resource Processor in a Resource Management System (RMS™). The basic 3800 unit provides a CRT, keyboard, 8-bit high-speed bipolar processor, and a Resource Interface Module (RIM) for interconnection to an ARC System. The 3810 and 3812 models provide 60K of user memory, the 3815 and 3817 models provide 90K of user memory, and the 3820 and 3822 models provide 120K of user memory.

1.2 System Elements

There are five basic elements in the 3800 system. This chapter introduces these elements: CRT display, keyboard, processor, RIM, and memory. Further information may be obtained from succeeding chapters.

1.3 CRT Display

The CRT Display provides the following features:

- a. 1920 characters;
- b. 80-character by 24-line format;
- c. Software-defined 128-character font;
- d. 60 frames-per-second refresh rate (50 f.p.s. when using 50 Hertz power);
- e. 5 x 7 matrix character generation programmable in any pattern desired;
- f. 5 x 7 solid, blinking cursor, alternates with characters, nondestructive; may be programmed to any desired pattern;
- g. Direct processor control of CRT Display line by line;
- h. Inverse video, character by character;
- i. Split screen, blink, and page mode capability;

1.4 Keyboard

The detachable keyboard, which may be placed up to 1 meter away from the CRT Display, provides a basic 55-key alphanumeric group, an 11-key numeric group and 10 programmable system control keys.

The keyboard provides a unique multi-key roll-over characteristic giving maximum ease of typing. The control processor itself performs key scanning. An audible click and, in the 3810/3815/3820 models, a variable pitch "beep", are available for acoustic cues to the operator under program or software control.

1.5 Processor

The integral processor provides all control functions and includes:

- * 8-bit memory word length (plus parity)
- * RAM memory
- 3810/3812: 60K
- 3815/3817: 90K
- 3820/3822: 120K
- * "Pipelined" control processor
- * Memory includes ROM for system functions
- * Supports RIM for ARC System interfacing
- * 5500/6600 Compatible I/O Bus (3810/3815/3820 only)
- * Implements 5500 USER MODE instructions

The instruction set contains 5500 USER MODE instructions plus selected USER MODE instructions from the 6600. In addition, the 3800 processor characteristics provide:

- * Memory, sector-table, and I/O parity checking
- * Memory protection through sector table
- * Based and sectored memory addressing

1.6 Memory

The memory module contains random access memory (RAM) for program storage, and read only memory (ROM) for system functions such as initialization, Boot Block, memory test, keyboard and display routines, a debug program, and various test routines.

1.7 RIM

The Resource Interface Module provides 2.5-megabyte serial communications compatible with the RIMs of all other Datapoint processors capable of participating in ARC Systems. The RIM is external for the 3810/3815/3820 models, and internal for the 3812/3817/3822 models.

1.8 General Specifications

POWER REQUIREMENTS:

115 or 230 VAC 50 or 60 Hz

Processor: 350 Watts, (1250 BTU)

EQUIPMENT DIMENSIONS:

Width: 19.925 in. (45.7 cm)

Height: 10.5 in. (25.4 cm)

Depth: 22.65 in. (48.3 cm)

Weight: Processor — 46 lbs. (20.4 kg)

OPERATING ENVIRONMENT:

10° to 38°C (50° to 100°F)

20 to 90% Relative Humidity (Non-Condensing)

WARNING:

This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to correct the interference.

1.9 Peripherals - 3810/3815/3820 Processors only

The 3810/3815/3820 processors will accommodate a wide variety of external peripherals--such as asynchronous

and synchronous communications adapters, printers, and magnetic tapes--by way of the standard I/O bus.

Note, however, that these processors cannot accommodate peripherals which derive their power from the processor I/O bus. All peripherals attached to the I/O bus of 3810/3815/3820 processors must contain their own separate power supplies. Specifications for the transmitters and receivers of these devices are given in Part 6 of this manual.

Refer to the Datapoint Equipment Catalog Document No. 60001) for a complete description of peripherals.

1.10 Model Codes

3810 60K RAM, parallel I/O bus, external RIM


3812 60K RAM, internal RIM

3815 90K RAM, parallel I/O bus, external RIM

3817 90K RAM, internal RIM

3820 120K RAM, parallel I/O bus, external RIM

3822 120K RAM, internal RIM



3800 BLOCK DIAGRAM

FIGURE 1-1

PART 2 KEYBOARD

2.1 General

The standard keyboard on the Datapoint 3800 (see Figure 2-1a) is the Datapoint multipurpose keyboard, which can be used for data entry, word processing and processor control. Optionally available are the Datapoint universal keyboard (see Figure 2-1b), which may be used for data entry and processor control, and the Datapoint multipurpose/3270 keyboard (see Figure 2-1c), which offers, in addition to data entry, word processing and processor control capabilities, special key coding for use in 3270 emulation. All keyboard versions are detachable.

These keyboards provide for 76 key positions including a 10 key numeric pad, shift/shift-lock functions and the standard ASCII alphanumeric set, and feature a unique multikey rollover characteristic to allow for maximum ease of typing. In addition to the standard ASCII alphanumeric set, the multipurpose keyboard includes word processing keycodes. The multipurpose/3270 keyboard has all features of the multipurpose plus 3270 emulation keycodes. (See Tables 2-1a, 2-1b, and 2-1c for keyboard coding for the three keyboards.)

Key coding is done in Programmable Read Only Memories (PROMs). The keyboard can be detached up to 1 meter from the processor. Status is provided to allow macro-programs to generate "repeat" functions if desired.

On the right side of the keyboard are 10 function keys, five of which are reserved for control over the processor as follows:

RESTART

Momentary contact switch which, when depressed, sets a status bit that may be tested at any time by the processor. When depressed together with the INTERRUPT key, RESTART causes a jump to a bootstrap routine in the ROM. To protect against accidental restarts it is necessary to depress both the RESTART and INTERRUPT keys to cause a restart. The order of depression is not significant as the restart occurs when either key is released.

ATTENTION

Momentary contact switch which, when depressed, sets a status bit that may be tested at any time by the processor.

INTERRUPT

Momentary contact switch which, when depressed, sets a status bit that may be tested at any time by the processor. Used in conjunction with the RESTART key to effect a processor initialization.

KEYBOARD

Momentary contact switch which sets a status bit that may be tested at any time by the processor.

DISPLAY

Momentary contact switch with a function similar to that of KEYBOARD switch.


2.2 Keyboard Operation

The macro-program communicates to the keyboard module through several control/status bytes in system RAM. These control status bytes are:

LOCATION	DESCRIPTION
0167550	KBS2
0167551	KBS1
0167552	Keyboard Data
0167553	Frame Counter


a. KBS1 — KBS1 is one of the keyboard status bytes. This byte contains status information about the function switches on the keyboard. When any of the ten function keys are depressed, the associated bit becomes a one until the release of that key. When any other key is depressed, the data from the keyboard is put into the Keyboard Data byte (0167552) and the Keyboard Character Ready bit becomes a one and remains a one as long as the key is depressed. The repeat bit, when active, means that the last key depressed is still pressed.

Bit Definitions:



b. KBS2 — The second keyboard status byte indicates the condition of keyboard switches F1 through F5. The corresponding status bit will be a one when the switch is being depressed and will remain a one until the switch is released — this is also true of the Display and Keyboard keys.

Bit Definitions:



c. Frame Counter — The Frame Counter is incremented once at the end of each screen frame and is used for timing the cursor blink rate.

MULTIPURPOSE KEYBOARD CODING
(ASCII & WORD PROCESSING)

A - 101	a - 141	0 - 060	:	- 072
B - 102	b - 142	1 - 061	:	- 073
C - 103	c - 143	2 - 062	<	- 074
D - 104	d - 144	3 - 063	=	- 075
E - 105	e - 145	4 - 064	>	- 076
F - 106	f - 146	5 - 065	?	- 077
G - 107	g - 147	6 - 066	@	- 100
H - 110	h - 150	7 - 067	[- 133
I - 111	i - 151	8 - 070]	- 135
J - 112	j - 152	9 - 071	^	- 136
K - 113	k - 153	Space Bar - 040	—	- 137
L - 114	l - 154		{	- 173
M - 115	m - 155			- 174
N - 116	n - 156		}	- 175
O - 117	o - 157		~	- 176
P - 120	p - 160			
Q - 121	q - 161			
R - 122	r - 162			Tab - 033 (030 shifted)
S - 123	s - 163			Return - 015 (035 shifted)
T - 124	t - 164			Backspace - 101 (013 shifted)
U - 125	u - 165			Insert - 037
V - 126	v - 166			Delete - 177
W - 127	w - 167			Command - 134 (140 shifted)
X - 130	x - 170			F5 - 200 (212 shifted)
Y - 131	y - 171			F4 - 214 (202 shifted)
Z - 132	z - 172			F3 - 216 (204 shifted)
				F2 - 220 (206 shifted)
				F1 - 222 (210 shifted)

NUMERIC PAD CODING

Symbol	Unshifted	Shifted
.	016	036
0	000	020
1	001	021
2	002	022
3	003	023
4	004	024
5	005	025
6	006	026
7	007	027
8	011	031
9	012	032

* All characters are represented in octal.

Table 2-1A

UNIVERSAL KEYBOARD CODING (ASCII)

A - 101	a - 141	0 - 060	:	- 072
B - 102	b - 142	1 - 061	:	- 073
C - 103	c - 143	2 - 062	<	- 074
D - 104	d - 144	3 - 063	=	- 075
E - 105	e - 145	4 - 064	>	- 076
F - 106	f - 146	5 - 065	?	- 077
G - 107	g - 147	6 - 066	@	- 100
H - 110	h - 150	7 - 067	[- 133
I - 111	i - 151	8 - 070	\	- 134
J - 112	j - 152	9 - 071]	- 135
K - 113	k - 153	Space Bar - 040	^	- 136
L - 114	l - 154	! - 041	_	- 137
M - 115	m - 155	'' - 042	£	- 173
N - 116	n - 156	# - 043	\`	- 140
O - 117	o - 157	\$ - 044		- 174
P - 120	p - 160	% - 045	~	- 176
Q - 121	q - 161	& - 046]	- 175
R - 122	r - 162	' - 047	Enter	- 015 (035 shifted)
S - 123	s - 163	(- 050	Bkspace	- 010 (034 shifted)
T - 124	t - 164) - 051	Del	- 177
U - 125	u - 165	* - 052	Cancel	- 033 (013 shifted)
V - 126	v - 166	+ - 053	Sp	- 037 (shifted zero)
W - 127	w - 167	. - 054		
X - 130	x - 170	— - 055		
Y - 131	y - 171	. - 056		
Z - 132	z - 172	/ - 057		

NUMERIC PAD CODING

Symbol	Unshifted	Shifted
.	016	036
0	000	020
1	001	021
2	002	022
3	003	023
4	004	024
5	005	025
6	006	026
7	007	027
8	011	031
9	012	032

* All characters are represented in octal.

Table 2-1B

**MULTIPURPOSE/3270 KEYBOARD CODING
(ASCII, WORD PROCESSING & 3270 EMULATION)**

A - 101	a - 141	0 - 060	:	- 072
B - 102	b - 142	1 - 061	:	- 073
C - 103	c - 143	2 - 062	<	- 074
D - 104	d - 144	3 - 063	=	- 075
E - 105	e - 145	4 - 064	>	- 076
F - 106	f - 146	5 - 065	?	- 077
G - 107	g - 147	6 - 066	[- 133
H - 110	h - 150	7 - 067	@	- 100
I - 111	i - 151	8 - 070]	- 135
J - 112	j - 152	9 - 071	^	- 136
K - 113	k - 153	Space Bar - 040	-	- 137
L - 114	l - 154		!	- 041
M - 115	m - 155		``	- 042
N - 116	n - 156		#	- 043
O - 117	o - 157		\$	- 044
P - 120	p - 160		%	- 045
Q - 121	q - 161		&	- 046
R - 122	r - 162		'	- 047
S - 123	s - 163		(- 050
T - 124	t - 164)	- 051
U - 125	u - 165		*	- 052
V - 126	v - 166		+	- 053
W - 127	w - 167		,	- 054
X - 130	x - 170		—	- 055
Y - 131	y - 171		.	- 056
Z - 132	z - 172		/	- 057
				Tab - 033 (030 shifted)
				Return - 015 (035 shifted)
				Backspace - 010 (013 shifted)
				Insert - 037
				Delete - 177
				Command - 134 (140 shifted)
				F5 - 200 (212 shifted)
				F4 - 214 (202 shifted)
				F3 - 216 (204 shifted)
				F2 - 220 (206 shifted)
				F1 - 222 (210 shifted)


NUL - 000	BS - 010	DLE - 020	CAN - 030
SOH - 001	PT - 011	SBA - 021	EM - 031
STX - 002	NL - 012	EUA - 022	SUB - 032
ETX - 003	VT - 013	IC - 023	ESC - 033
EOT - 004	FF - 014	RA - 024	DUP - 034
ENQ - 005	CR - 015	NAK - 025	SF - 035
ACK - 006	SO - 016	SYN - 026	FM - 036
BEL - 007	SI - 017	ETB - 027	ITB - 037

NUMERIC PAD CODING


Symbol	Unshifted	Shifted
.	016	036
0	000	020
1	001	021
2	002	022
3	003	023
4	004	024
5	005	025
6	006	026
7	007	027
8	011	031
9	012	032

* All characters are represented in octal.


Table 2-1C



*Most easily modified keys
for other languages




3800 Multipurpose Keyboard Layout
Figure 2-1a



3800 Universal Keyboard Layout

Figure 2-1b



3800 Multipurpose/3270 Keyboard Layout
Figure 2-1c

PART 3 DISPLAY

3.1 General Description

The Datapoint 3800 uses a magnetically deflected Raster Scan CRT. It provides for the display of 1920 characters organized as 24 lines of 80 characters each. It is refreshed from the processor memory through a direct memory access (DMA) channel under processor control. The display character generator is loadable, allowing any character set; it also incorporates an inverse video feature that displays characters as dark dots on a light background on a character by character basis (see Figure 3-1), under program control. Up to 128 different individual 5 x 7 dot matrix characters may be produced.

3.2 Display Operation

The macro-program communicates to the display by providing a list of pointers to the data it desires to display on the screen. The list of screen pointers is stored in memory in locations 0167554 - 0167637 and is defined as follows:

LOCATION	DEFINITION
0167554,55	Top Null Line
0167556,57	Display Line 0
0167560,61	Display Line 1


0167562-633	Display Lines 2-22
0167634,35	Display Line 23
0167636,37	Bottom Null Line

These locations all contain two-byte pointers to the first character in memory to be displayed in the first position of the respective line. The contents of the following 79 locations in memory will be displayed as the rest of each line. The pointers must specify memory locations that have existing physical memory (the display pointers are sectorized and based) and the display pointer should not cause the display DMA to cross a sector boundary.

The character set is loaded by an instruction that is new with the 3800 series. It allows the character font for each ASCII code to be loaded from memory (see description of LODCF Instruction).

The inverse video feature is controlled by the MSB of each character to be displayed. If the MSB of the character as read out of memory by the DMA is a zero, the character is displayed normally. If the MSB is a one, the character is displayed as dark dots against a light background (see Figure 3-1).

A blinking cursor may be obtained by using one of the unused character codes (such as 0 to 0177) to form a solid cursor. Alternating the character with it at the cursor blink rate will produce a blinking cursor.



PART 4 RIM MODULE

4.1 General Description

The Resource Interface Module (RIM) is a high speed (2.5 megabyte) serial interface that uses Datapoint proprietary discipline for efficient communications between processors in an Attached Resource Computer System. It performs all polling, error control (Cyclical Redundancy Check), message transmission and reception, and electrical isolation for connection of a Datapoint 3800 to a Datapoint ARC System.

In the 3810/3815/3820 models, all data transfers to and from an external RIM are via a standard Datapoint I/O bus.

The RIM is an integral part of the 3812/3817/3822 models.

PART 5 PROCESSOR

5.1 Macro-Instruction Set

The Datapoint 3800 macro-level processor executes Datapoint 5500 USER MODE instructions and some selected 6600 instructions plus the normal I/O instructions. Since the 3800 has no internal tape deck, none of the tape I/O commands are used. Refer to 5.7 for a description of the instruction set.

5.1.1 Macro-Level Interrupts

Certain fault conditions in the hardware and software operations will cause interrupts to occur. These interrupts cause calls to the interrupt vectors located in system RAM, which consist of jump pairs that can be over-stored by the user program to change the action taken in response to the interrupt.

The interrupt vector locations are:

0167400	Memory Parity Fault
0167406	Input Parity Error
0167414	Output Parity Error
0167422	Write Violation
0167430	Access Violation
0167436	Instruction Violation
0167444	One millisecond
0167452	System Call
0167460	Break Point
0167466	Unimplemented Instruction
0167474	Sector Table Parity Error
	Special Vector Entries
0167502	Wait Called by Disk Drivers
0167505	Wait Called by Display Drivers
0167510	Beep Audio Channel Entry
0167516	Click Audio Channel Entry
0167524-36	Reserved

In addition, a fail-safe interrupt causes the equivalent of a power-on reset to the processor if macro-instruction execution is stopped for more than 30 milliseconds. The fail-safe also sets a status bit to the processor to differentiate it from a normal power-on reset, and displays on the processor screen a message: ET TIME OUT ERROR.

5.1.2 Macro-Instructions New for the 3800

In the 3800 there is a significant increase in the quantity of user information (registers, stack, etc.) stored in system RAM. To make dealing with this information easier, several instructions have been created to allow moving user data from registers to memory and back. Some of these are simply modified 5500 instructions (such as Betal), but others are new (System Move). All instructions new to the 3800 are explained in part 5.7.8.

5.1.3 Macro-Level Execution Rate

Execution speed on the 3800 relies on the processor time-sharing between its control operations and its instruction emulation. Moreover, DMA operations for the display reduce available memory time.

The following overheads need to be accounted for when calculating actual execution times during time-critical parts of programs. They are expressed on a microseconds per millisecond basis and represent worst cases; average overhead will be lower. Use of these overhead times will allow calculation of available execution margins in time-critical portions of programs.

5.1.4 Fixed Overhead

The fixed overhead occurs continuously and cannot be disabled. The following are peak, not average, value during one millisecond.

Display Control	21
Keyboard Scanning	25.3
Display DMA	
3810/3815/3820	128 microseconds
3812/3817/3822	132 microseconds
Audio Channel	
3810/3815/3820	44 (even if not in use)
3812/3817/3822	12 (even if not in use)

5.1.5 Variable Overhead

3800 variable overhead is only a factor when certain operations are being done. For example, if audio operations are not in process, variable overhead values for the Audio Channel will not apply. Again, the following is a peak value during one millisecond.

Audio Channel

3810/3815/3820	160.0 (during beep or click)
3812/3817/3822	5.2 (during beep or click)

5.2 Memory Specifications

5.2.1 RAM

The RAM memory in a 3800 is provided in up to 4 cards of 32K bytes each, which provide a memory system with the following characteristics:

Memory Type: MOS Random Access

Memory Cycle Time (in nanoseconds):

3810/3815/3820 633 (DMA); 723-814 (Processor)

3812/3817/3822 633 (DMA); 550 (Processor)

5.2.2 ROM


The ROM contains the following functions:

- * Initialization
- * Character Set Load
- * RIM Boot
- * Display and Keyboard Drivers
- * Limited RIM Diagnostic Aids
- * Debug
- * Memory Test
- * Error Message Routines

5.3 Memory Allocation

The memory in the 3800 is both ROM and RAM. The ROM memory is used for routines and system initialization, and resides from 0170000 to 0177777 octal.

The RAM memory occupies logical addresses 0 to 0167777 for the 60K version, plus 0200000 to 0277777 for the 90K version and 0300000 to 0377777 for the 120K version (see Figure 5-1). The area from logical 0150000 to 0167777 is designated for system use and contains the interrupt vectors, screen data, and macro-interface bytes for the internal modules.



3800 LOGICAL MEMORY MAP
FIGURE 5-1

5.3.1 Address Generation


User programs use what is known as a "logical" memory address. This is a 16-bit value created by the program and translated to the proper "physical" memory address by a mechanism in the processor. The translation mechanism uses a base register and a memory sector table as depicted in Figure 5.2.

If the logical memory address is between 0100000 and 0137777 its upper eight bits are added (two's complement) to the eight bit base register. Otherwise, the upper eight bits of the logical memory address are unchanged by the adder. The new 16-bit value consisting of the lower eight bits of the logical memory address and the eight bits from the adder is called the "based logical memory address." Note that the base register may be negative (two's complement) for creating based logical memory addresses lower than 0100000.

The upper four bits of the based logical memory address form an address for the 16-entry 8-bit sector table. This table divides the 64K based logical memory space into sixteen 4K byte sectors, each of which may be translated to any physical 4K memory section and may be protected from being accessed if the USER mode flag is set or from being written into regardless of the state of the USER mode flag. (Note that many people in the computer industry refer to the sector table as a page table. However, the reference has been changed here to avoid confusion with the term "page" used elsewhere to denote a 256 byte section of logical memory space starting at an address of 0 modulo 256.)

The sector table contains eight bits for each entry. Bit 1 (the next to the least significant) of a sector table entry contains a hardware-generated and checked parity bit. Any value loaded into this position is ignored since the hardware generates the proper parity bit when a sector table entry is loaded. If, during any memory access, there is not an odd number of one bits out of the eight sector table entry bit positions, a Sector Table Parity Error System Call interrupt will be generated to memory location 0167474. Bit 2 of a sector table entry is set to enable the sector to be read or written when the machine is in User Mode. Bit 3 is set to enable the sector to be written in either User or System Mode. Bits 4 through 7 of a sector table entry are used for physical memory address bits 12 through 15, and bit 0 of a sector table entry is used for physical memory address bit 16 — giving the processor a total of 17 bits of physical memory address to allow access to 128K of physical memory space.

From the address generation mechanism described above, two major benefits derive. The first is ease of reentrant coding for multiple user tasks. The programmer can load into the base register the base address (in multiples of 256 bytes) of his nonreentrant data area minus 0100000; thereafter, all references to logical memory addresses between 0100000 and 0100000 plus the length of his data area will automatically be translated into the proper based logical memory location. The second major benefit derives from the sector table. Besides providing the capability of implementing a completely protected monitor, the sector table makes it easy to run several independent partitions in memory at once.



5.4 Processor Instructions

The Datapoint 3800 processor instructions have been divided into eight categories for convenience of presentation.

- * Category one: All instructions contained in 1100 and 2200 system processors.
- * Category two: 2200 system instructions which have been enhanced with additional register referencing capability.
- * Category three: Multibyte (string) instructions.
- * Category four: Instructions for saving and restoring the state of the processor.
- * Category five: Address manipulation instructions.
- * Category six: Operating system control instructions.
- * Category seven: 6600 instruction set and instruction timing.
- * Category eight: Instructions unique to the 3800.

5.5 Comparisons to 5500 System Instructions

The 3800, with some exceptions noted below, will execute the entire 5500 instruction set; it includes most 5500 instructions and some 6600 instructions. Most programs designed for earlier Datapoint processors will, therefore, execute normally on the 3800 without changes or with only minor changes.

However, the 3800 has no cassette decks, so operations dealing with cassettes are undefined. Moreover, the 3800 contains instructions which operate certain special peripherals, some of which have the same op-codes as 5500 cassette instructions; hence, programs that reference cassette decks **should not** be run on the 3800.

The 3800 has no HALT instruction. An attempt to execute a HALT (op-codes 000, 001, 0377) will cause an interrupt into ROM giving an error message: E8 INSTRUCTION ERROR INTERRUPT — if the system RAM vector has not been overwritten.

The 3800 CRT display and keyboard have no address which can be given with an EX ADR instruction. Instead, as explained in Part 2, the CRT display is driven directly out of fixed RAM memory locations, which are read or written to perform a desired function. Programs which directly address the CRT display or keyboard, therefore, should not be run on the 3800.

A new feature of the 3810/3815/3820 processors is a fully user-programmable audio channel. The Macro ROM uses this channel to execute EX BEEP, EX CLICK, and other similar instructions. Users may employ this audio channel in any manner desired. A full description and operating procedures are given in Appendix B.

5.6 Presentation Format

A description of each 3800 instruction is given below. In order to simplify the presentation, the following symbols and abbreviations are used:

Operation:	Symbolic representation of instruction description.
Op Code:	Operation Code, expressed in octal.
Timing:	Execution time in microseconds.
Length:	Number of bytes in the instruction. (Used when the length may not be especially obvious from the op code or the instruction diagram.)
Stack:	Number of stack entries.
Entry:	Conditions necessary before execution.
Exit:	Conditions existing after execution.
Algorithm:	Steps taken to perform the instruction execution.
()	The contents of.
←	Is replaced by.
→	Is transferred to.
:	Is compared with.
V	Logical "Or" operation.
▼	Logical "Exclusive Or" operation
Λ	Logical "AND" operation.
A	General purpose registers.
B	
C	
D	
E	
H	
L	
X	
M	Memory location designated by the contents of HL or the designated register pair.
P	Program counter.
STACK	Instruction counter pushdown queue.
(OP)	One of eight ALU operations (AD, AC, SU, SB, ND, XR, OR, CP).
(rs)	A source general register (ABCDEHL) (s=0 to 6).
(rd)	A destination general register (ABCDEHL) (d=0 to 6).
(r)	A general register (ABCDEHLX) (s or d=0 to 7).
(rp)	One of the pairs of registers (BC DE HL XA).
r	A register select op code. No byte is necessary for selection of the A register. Otherwise: B=111, C=062, D=113, E=174, H=115, L=176, X=117.
rp	A register pair select op code. No byte is necessary for the selection of HL. Otherwise: BC=062, DE=174, XA=022.
(vvv)	An 8-bit value used in an instruction.
(adr)	A 16-bit value used in an instruction with the LSB first, followed by the MSB.
(cf)	Control flags (C=0, Z=1, S=2, P=3) (often called flip-flops).
(exp)	External command, listed in Table 5-1.
data	An expression reducing to an 8-bit immediate value.
loc	An expression reducing to a 16-bit address.
(s)	Operand source: 0 through 6 refers to registers A through L, 7 refers to memory

5.7 Datapoint 3800 Instruction Set

The 3800 instruction set is presented in the following sections. The description of each instruction includes distinctions between the 3810/3820 and 3812/3822 processors. In all instances, references to the 3810/3820 and the 3812/3822 processors are applicable to the 3815 and the 3817 processors, respectively.

5.7.1 Category 1 — 2200 System Instructions

LOAD IMMEDIATE

Op Code: 0d6 (vvv)

Timing:

3810/3820: 4.05

3812/3822: 3.55

Operation: (vvv) → (r)

Transfers the contents of the operand given in the instruction to the register specified by bits 3 - 5 of the instruction word.

7	6	5	4	3	2	1	0	7	0
0		d		6				OPERAND	

1. d is the destination designator.

2. None of the flag flip-flops are changed.

LOAD

L(rd)M, L(rd)(rs), LM(rs)

For L(rd) M:

Op Code: 3d7

Timing:

3810/3820: 5.00

3812/3822: 4.25

Operation: (M) → (rd) d ≤ 6

For L(rd)(rs):

Op Code: 3ds

Timing:

3810/3820: 2.65

3812/3822: 2.55

Operation: (rs) → (rd) s ≤ 6, d ≤ 6

For LM(rs):

Op Code: 37s

Timing:

3810/3820: 4.65

3812/3822: 4.00

Operation: (rs) → (M) s ≤ 6

Transfers the operand from the source specified by bits 0-2 of the instruction word to the destination specified by bits 3-5 of the instruction word.

7	6	5	4	3	2	1	0	7	0
3		d		s				OPERAND	

1. The data source is unaffected.

2. s and d both = 7 results in an instruction error interrupt

3. None of the flag flip-flops are changed.

ADD IMMEDIATE

Op Code: 004 (vvv)

Timing:

3810/3820: 5.30

L(r)

3812/3822: 4.80

Operation: (A) + (P+1) → A

Adds the contents of the operand to the contents of the A register and retains the sum in the A register.

7	6	5	4	3	2	1	0	7	0
0		0		4				OPERAND	

1. Carry flip-flop set if add overflow occurs; otherwise carry is reset.

2. The Sign, Zero and Parity flip-flops indicate the status of the A register at completion.

ADD

For AD(rs):

Op Code: 20s

Timing:

3810/3820: 3.80

3812/3822: 3.70

Operation: (A) + (rs) → A

For ADM:

Op Code: 207

Timing:

3810/3820: 5.85

3812/3822: 5.55

Operation: (A) + (M) → A

AD(rs), ADM

This instruction is identical to ADD IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
2		0		s			

s specifies the operand source.

ADD WITH CARRY IMMEDIATE

AC data

Op Code: 014 (vvv)

Timing:

3810/3820: 5.75

3812/3822: 5.25

Operation: (A) + (P+1) + (Carry) → A

Adds the Carry bit and contents of the operand to the contents of the A register and retains the sum in the A register.

7	6	5	4	3	2	1	0	7	0
0		1		4				OPERAND	

1. If add overflow occurs, the Carry flip-flop is set; otherwise Carry is reset.

2. The Sign, Zero, and Parity flip-flops indicate the status of the A register at completion.

ADD WITH CARRY

AC (rs), ACM

For AC (rs) :

Op Code: 21s

Timing:

3810/3820: 4.25

3812/3822: 4.15

Operation: (A) + (Carry) + (rs) → A

AD data

For ACM:

Op Code: 217

Timing:

3810/3820: 6.30

3812/3822: 6.00

Operation: $(A) + (\text{Carry}) + (M) \rightarrow A$

This instruction is identical to ADD WITH CARRY IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
0	3	4					0

s specifies the operand source.

SUBTRACT IMMEDIATE

Op Code: 024 (vvv)

Timing:

3810/3820: 5.30

3812/3822: 4.80

Operation $(A) - (P+1) \rightarrow A$

SU data

Subtracts the contents of the operand from the contents in the A register and retains the difference in the A register.

7	6	5	4	3	2	1	0
0	2	4					0

1. The Carry flip-flop is set if underflow occurs, otherwise carry is reset.
2. The Zero, Sign and Parity flip-flops represent the status of the A register at completion.

SUBTRACT

For SU(rs): **SU(rs), SUM**

Op Code: 22s

Timing:

3810/3820: 3.80

3812/3822: 3.70

Operation: $(A) - (rs) \rightarrow A$

For SUM:

Op Code: 227

Timing:

3810/3820: 5.85

3812/3822: 5.55

Operation: $(A) - (M) \rightarrow A$

This instruction is identical to SUBTRACT IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
2	2						s

s specifies the operand source.

SUBTRACT WITH BORROW IMMEDIATE

SB data

Op Code: 034 (vvv)

Timing:

3810/3820: 5.75

3812/3822: 5.25

Operation: $(A) - (P+1) - (\text{Carry}) \rightarrow A$

Subtracts the contents of the operand and the Carry bit from the contents of the A register, and retains the difference in the A register.

7	6	5	4	3	2	1	0
0	3	4					0

1. Sets the Carry flip-flop if underflow occurs; otherwise resets Carry.
2. The Zero, Sign, and Parity flip-flops represent the status of the A register at completion.

SUBTRACT WITH BORROW

SB(rs), SBM

For SB(rs):

Op Code: 23s

Timing:

3810/3820: 4.25

3812/3822: 4.15

Operation: $(A) - (rs) - (\text{Carry}) \rightarrow A$

For SBM:

Op Code: 237

Timing:

3810/3820: 6.30

3812/3822: 6.00

Operation: $(A) - (M) - (\text{Carry}) \rightarrow A$

This instruction is identical to SUBTRACT WITH BORROW IMMEDIATE with the exception of the operand source.

7	6	5	4	3	2	1	0
2	3						s

s specifies the operand source.

AND IMMEDIATE

ND data

Op Code: 044 (vvv)

Timing:

3810/3820: 5.30

3812/3822: 4.80

Operation: $(A) \wedge (P+1) \rightarrow A$

Forms the logical product of the contents of the A register with the contents of the operand and places the result in the A register.

7	6	5	4	3	2	1	0
0	4	4					0

1. Resets the Carry flip-flop upon completion.
2. The Zero, Sign and Parity flip-flops represent the status of the A register upon completion.

Sample Operation

(A Reg) 0 0 0 0 1 1 1 1

(P+1) 0 1 1 0 0 1 1 0

(A Reg) 0 0 0 0 0 1 1 0

AND

For ND(rs):

Op Code: 24s

Timing:

3810/3820: 3.80

3812/3822: 3.70

Operation: $(A) \wedge (rs) \rightarrow A$

For NDM:

Op Code: 247

Timing:

3810/3820: 5.85

3812/3822: 5.55

Operation: $(A) \wedge (M) \rightarrow A$

This instruction is identical to AND IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
2		4			s		

s specifies the operand source.

OR IMMEDIATE

Op Code: 064 (vvv)

Timing:

3810/3820: 5.30

3812/3822: 4.80

Operation: $(A) V (P+1) \rightarrow A$

Forms the logical sum of the contents of the A register and the contents of the A register and the contents of the operand, and places the result in the A register.

7	6	5	4	3	2	1	0	7	0
0		6			4			OPERAND	

1. Resets the Carry flip-flop upon completion.
2. The Zero, Sign and Parity flip-flops represent the status of the A register upon completion.

Sample operation:

(A Reg)	0	0	0	0	1	1	1	1	
(P+1)	0	1	1	0	0	1	1	0	
(A Reg)	0	1	1	0	1	1	1	1	

OR

For OR(rs):

Op Code: 26s

Timing:

3810/3820: 3.80

3812/3822: 3.70

Operation: $(A) V (rs) \rightarrow A$

For ORM:

Op Code: 267

Timing:

3810/3820: 5.85

3812/3822: 5.55

Operation: $(A) V (M) \rightarrow A$

This instruction is identical to OR IMMEDIATE with the exception of operand source.

ND(rs), NDM

7	6	5	4	3	2	1	0
2		6			s		

s specifies the operand source.

EXCLUSIVE OR IMMEDIATE

Op Code: 054 (vvv)

Timing:

3810/3820: 5.30

3812/3822: 4.80

Operation: $(A) \oplus (P+1) \rightarrow A$ **XR data**

Forms the logical difference of the contents of the A register and the operand, and places the result in the A register.

7	6	5	4	3	2	1	0	7	0
0		5			4			OPERAND	

1. Resets the Carry flip-flop at completion.
2. The Zero, Sign and Parity flip-flops represent the status of the A register upon completion.

Sample Operation:

(A Reg)	0	0	1	1	0	1	0	1	
(P+1)	0	1	0	1	1	1	0	0	
(A Reg)	0	1	1	0	1	1	0	1	

EXCLUSIVE OR

For XR(rs):

Op Code: 25s

Timing:

3810/3820: 3.80

3812/3822: 3.70

Operation: $(A) \oplus (rs) \rightarrow A$ **XR(rs), XRM**

For XRM:

Op Code: 257

Timing:

3810/3820: 5.85

3812/3822: 5.55

Operation: $(A) \oplus (M) \rightarrow A$

This instruction is identical to EXCLUSIVE OR IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0
2		5			s		

s specifies the operand source.

COMPARE IMMEDIATE

Op Code: 074 (vvv)

Timing:

3810/3820: 5.30

3812/3822: 4.80

Operation: $(A) : (P+1)$ **CP data**

Compare the contents of the A register with the contents of the operand.

7	6	5	4	3	2	1	0	7	0
0		7		4				OPERAND	

1. The flag flip-flops assume the same state as they would for a Subtract instruction.
2. The contents of the A register are unaffected.

COMPARE

For CP(rs):

Op Code: 27s

Timing:

3810/3820: 3.80

3812/3822: 3.70

Operation: (A):(rs)

For CPM:

Op Code: 277

Timing:

3810/3820: 5.85

3812/3822: 5.55

Operation: (A):(M)

This instruction is identical to COMPARE IMMEDIATE with the exception of operand source.

7	6	5	4	3	2	1	0		
2		7		s					

s specifies the operand sources.

UNCONDITIONAL JUMP

JMP loc

Op Code: 104 (adr)

Timing:

3810/3820: 5.60

3812/3822: 4.90

Operation: (adr) → P

An unconditional transfer of control. The second byte of the instruction represents the least significant portion of the jump address, while the third byte of the instruction represents the most significant portion.

P+1 P+2

7	6	5	4	3	2	1	0	7	0
1		0		4				LSB	MSB

Op Code

Address

JUMP IF CONDITION TRUE

JT(cf) loc

Op Code: 1 (c+4) 0 (adr)

Timing:

3810/3820: 6.05 (2.90 if jump not taken)

3812/3822: 5.35 (2.90 if jump not taken)

Operation: If condition True, (adr) → P

Examines the designated flip-flop. If set, transfers control to (adr). If reset, executes the next sequentially available instruction.

P+1 P+2

7	6	5	4	3	2	1	0	7	0
1		c+4		0				LSB	MSB

Op Code

Address

1. c designates which flip-flop (condition) is to be tested.
2. The condition of the selected flip-flop is unchanged by this instruction.

JUMP IF CONDITION FALSE

JF(cf) loc

Op Code: 1c0 (adr)

Timing:

3810/3820: 6.05 (2.90 if jump not taken)

3812/3822: 5.35 (2.90 if jump not taken)

Operation: if condition False, (adr) → P

Examines the designated flip-flop. If reset, transfers control to (adr). If set, executes the next sequentially available instruction.

P+1 P+2

7	6	5	4	3	2	1	0	7	0
1		c+4		0				LSB	MSB

Op Code

Address

1. c designates which flip-flop (condition) is to be tested.
2. The condition of the selected flip-flop is unchanged by this instruction.

SUBROUTINE CALL

CALL loc

Op Code: 106 (adr)

Timing:

3810/3820: 10.70

3812/3822: 9.50

Operation: P+3 → STACK, (adr) → P

Transfers the address of the next sequentially available instruction to the Pushdown Stack, and transfers control to address specified by the contents of the two memory locations immediately following the Op Code.

P+1 P+2

7	6	5	4	3	2	1	0	7	0
1		0		6				LSB	MSB

Op Code

Address

SUBROUTINE CALL IF CONDITION TRUE CT(cf) loc

Op Code: 1 (c+4) 2 (adr)

Timing:

3810/3820: 11.15 (3.10 if condition not met)

3812/3822: 9.95 (3.10 if condition not met)

Operation: If condition True, P+3 → STACK, (adr) → P

Examines the designated flip-flop. If set, transfers the address of the next sequentially available instruction to the pushdown stack, and transfers control to (adr). If reset, executes the next sequentially available instruction.

1. c designates which flip-flop (condition) is to be tested.
2. The condition of the selected flip-flop is unchanged by this instruction.
3. The stack is open-ended in operation. If it is overfilled, the deepest address will be lost.

P+1						P+2		
7	6	5	4	3	2	1	0	7
1	c+4		2		LSB		MSB	0

Op Code

Address

SUBROUTINE CALL IF CONDITION FALSE CF (cf) loc

Op Code: 1c2 (adr)

Timing:

3810/3820: 11.15 (3.10 if condition not met)

3812/3822: 9.95 (3.10 if condition not met)

Operation: If condition False, P+3 → STACK, (adr) → P

Examines the designated flip-flop. If reset, transfers the address of the next sequentially available instruction to the pushdown stack, and transfers control to (adr). If set, executes the next sequentially available instruction.

P+1						P+2		
7	6	5	4	3	2	1	0	7
1	c		2		LSB		MSB	0

Op Code

Address

1. c designates which flip-flop (condition) is to be tested.
2. The condition of the selected flip-flop is unchanged by this instruction.
3. The stack is open-ended in operation. If it is overfilled, the deepest address will be lost.

SUBROUTINE RETURN

RET

Op Code: 007

Timing:

3810/3820: 7.10

3812/3822: 6.25

Operation: (STACK) → P

Transfers control to the address specified by the most recent entry in the pushdown Stack. Deletes the most recent entry from the stack.

7	6	5	4	3	2	1	0
0		0		7			

The effect of attempting more Return instructions than the stack is capable of handling is undefined.

SUBROUTINE RETURN IF CONDITION TRUE RT(cf)

Op Code: 0 (c+4) 3

Timing:

3810/3820: 7.45 (2.60 if condition not met)

3812/3822: 6.60 (2.50 if condition not met)

Operation: If condition True, (STACK) → P

Examines the designated flip-flop. If set, transfers control to the address specified by the most recent entry in the pushdown stack and deletes the most recent entry in the stack. If reset, executes the next sequentially available instruction.

7	6	5	4	3	2	1	0
0		c+4			3		

1. c designates which flip-flop (condition) is to be tested.
2. The condition of the selected flip-flop is unchanged by this instruction.
3. The effect of attempting more Return instructions than the Stack is capable of handling is undefined.

SUBROUTINE RETURN IF CONDITION FALSE RF (cf)

Op Code: 0c3

Timing:

3810/3820: 7.45 (2.60 if condition not met)

3812/3822: 6.60 (2.50 if condition not met)

Operation: If condition False, (STACK) → P

Examines the designated flip-flop. If reset, transfers control to the address specified by the most recent entry in the pushdown Stack and deletes the most recent entry in the Stack. If set, executes the next sequentially available instruction.

7	6	5	4	3	2	1	0
0		c		3			

1. c designates which flip-flop (condition) is to be tested.
2. The condition of the selected flip-flop is unchanged by this instruction.
3. The effect of attempting more Return instructions than the Stack is capable of handling is undefined.

SHIFT RIGHT CIRCULAR

SRC

Op Code: 012

Timing:

3810/3820: 3.30

3812/3822: 3.20

Operation: An → A (n-1), A0 → A7, A0 → Carry

Shifts the contents of the A register right in a circular fashion. Shifts the least significant bit into the most significant bit position. Upon completion of the operation, the Carry flip-flop is equal to the most significant bit.

7	6	5	4	3	2	1	0
0		1		2			

The Zero, Parity and Sign flip-flops are not affected by this instruction.

SHIFT LEFT CIRCULAR

SLC

Op Code: 002

Timing:

3810/3820: 3.10

3812/3822: 3.00

Operation: A(n-1) → A(n), A7 → A0, A7 → Carry

Shifts the contents of the A register left in a circular fashion. Shifts the most significant bit into the least significant bit position. Upon completion of the operation, the Carry flip-flop is equal to the least significant bit.

7	6	5	4	3	2	1	0
0	0		2				

The Zero, Parity and Sign flip-flops are not affected by this instruction.

NO OPERATION

Op Code: 300

Timing:

3810/3820: 2.15

3812/3822: 2.05

Operation: $P+1 \rightarrow P$

No operation is performed

7	6	5	4	3	2	1	0
3		0		0			

The Zero, Parity and Sign flip-flops are not affected by this instruction.

POP

Op Code: 060

Timing:

3810/3820: 7.45

3812/3822: 6.80

Operation: (STACK) \rightarrow H, L

Transfers the most recent stack into the H & L register. H=MSB, L=LSB.

7	6	5	4	3	2	1	0
0		6		0			

PUSH

Op Code: 070

Timing:

3810/3820: 7.70

3812/3822: 7.15

Operation: H, L \rightarrow Stack

Transfers the contents of the H & L registers onto the pushdown stack. H=MSB, L=LSB.

7	6	5	4	3	2	1	0
0		7		0			

ENABLE INTERRUPTS

Op Code: 050

Timing:

3810/3820: 3.20

3812/3822: 3.10

Following the next instruction, will allow the interrupts to occur until a DISABLE INTERRUPT instruction is executed.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

7	6	5	4	3	2	1	0
0		5		0			

DISABLE INTERRUPTS

DI

Op Code: 040

Timing:

3810/3820: 3.20

3812/3822: 3.10

Prevents interrupts from occurring until an ENABLE INTERRUPT instruction is executed.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

7	6	5	4	3	2	1	0
0		4		0			

SELECT ALPHA MODE

ALPHA

Op Code: 030

Timing:

3810/3820: 34.05 (If in ALPHA 3.50)

3812/3822: 30.60 (If in ALPHA 3.40)

Selects the ALPHA MODE registers and control flip-flops.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

7	6	5	4	3	2	1	0
0		3		0			

SELECT BETA MODE

BETA

Op Code: 020

Timing:

3810/3820: 34.15 (If in BETA 3.50)

3812/3822: 31.00 (If in BETA 3.40)

Selects the BETA MODE registers and control flip-flops.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

7	6	5	4	3	2	1	0
0		4		0			

INPUT

IN

Op Code: 101

3810/3820: 6.125

3812/3822: 3.10 (+0.1 status)

3.25 non-RIM

Operation: (I/O Bus) \rightarrow A

Transfers the contents of the I/O Bus to the A register.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

7	6	5	4	3	2	1	0
1		0		1			

EXTERNAL COMMAND - 3810/3820 EX (exp)
(INTERNAL COMMANDS - 3812/3822)

Op Code: 121 to 153

Timing:

3810/3820:	11.825
3812/3822:	
EX ADR	5.20 (5.45 non-RIM)
EX STATUS	3.90
EX WRITE	3.20 (3.00 non-RIM)
EX COM1	3.65...5.00 (3.00 non-RIM)
EX COM2 \circ 3	2.70
EX COM4	4.45 (3.00 non-RIM)

Operation: Performs I/O control according to (exp)

These instructions perform the functions necessary for control of the I/O System and external devices. Note that for code 0121 (EX ADR) the value in A is also written to memory in location 0167652.

Priv. Note: If USER mode is set, these instructions will cause a privileged instruction interrupt to occur.

7	6	5	4	3	2	1	0
0	1	X	X	X	X	X	1

Table 5-1 is a list of the External Commands. For a detailed discussion of their use, reference should be made to Part 6 (Input/Output Operations) and to descriptions of the separate external devices. External Commands 141 - 147 and 155-177 are not listed, as they apply to systems with integral cassette units or are special instructions on the 3800 (see 5.7.8).

TABLE 5-1
EXTERNAL COMMANDS - 3810/3820
INTERNAL COMMANDS - 3812/3822
EX(exp)

(exp)	OCTAL CODE	COMMAND	DESCRIPTION
ADR	121	Address	Selects device specified by A register
STATUS	123	Sense Status	Connects selected device status to input lines
DATA	125	Sense Data	Connects selected device data to input lines
WRITE	127	Write Strobe	Signals selected device that output data word is on output lines
COM1	131	Command 1	Outputs a control function to selected device
COM2	133	Command 2	Outputs a control function to selected device
COM3	135	Command 3	Outputs a control function to selected device
COM4	137	Command 4	Outputs a control function to selected device
BEEP	151	Beep	Activates tone producing mechanism
CLICK	153	Click	Activates audible click producing mechanism

NOTE: All instructions in this table are privileged instructions.

5.7.2 Category 2 — Augmented Category 1 Instructions

LOAD REGISTER FROM MEMORY USING BC, DE, OR XA FOR THE ADDRESS L(rd)M (rp)

Op Code: $|r| 3d7$

Timing:

3810/3820: 6.95

3812/3822: 6.70

Operation: $(M) \rightarrow (rd)$, $d < 7$

Length: 2 bytes

Example: LEM BC

Identical to the L(rd) M instruction except that the specified register pair, instead of HL, is used for the memory address.

LOAD MEMORY FROM REGISTER USING BC, DE, OR XA FOR THE ADDRESS LM(rs) (rp)

Op Code: $|r| 37s$

Timing:

3810/3820: 6.60

3812/3822: 6.35

Operation: $(rs) > M$, $s < 6$

Length: 2 bytes

Example: LMB DE

Identical to the LM(rs) instruction except that the specified register pair, instead of HL, is used for the memory address.

ARITHMETIC AND LOGICAL OPERATIONS TO OTHER THAN THE A REGISTER

Mnemonics: Examples:

(op)(rs) (r) ADAB adds A to B
(op)M (r) ADMC adds (HL) to C
(op)(r) (vvv) SUC 20 subtracts 20 from C

SRC (r) SRCB shifts B right

SLC (r) SLCD shifts D left

Op Codes: $|r| 2ps$, $|r| 2p7$, $|r| 0p4$, $|r| 012$, $|r| 002$

Timing:

3810/3820: 5.90 7.95 7.40 5.40 5.20

3812/3822: 5.80 7.60 6.90 5.30 5.10

Length: Add 1 byte to the equivalent category 1 instruction.

Identical to the equivalent category 1 arithmetic operations except that the specified register, instead of the A register, is used.

SHIFT RIGHT EXTENDED

SRE, SRE(r)

For SRE:

Op Code: 032

Timing:

3810/3820: 3.65

3812/3822: 3.55

Operation: $A_n \rightarrow A(n-1)$, Carry $\rightarrow A7$, $A0 \rightarrow$ Carry
Length: 1 byte

For SRE(r):

Op Code: $|r| 032$

Timing:

3810/3820: 5.75

3812/3822: 5.30

Operation: $(r)n \rightarrow (r)(n-1)$ Carry $\rightarrow (r)7$,
 $(r)0 \rightarrow$ Carry

Length: 2 bytes

The register is shifted right one place with the left hand bit being replaced by the Carry and the Carry being replaced by the right-hand bit.

I/O USING OTHER THAN THE A REGISTER

IN(r), EX(rs) (exp)

For IN(r):

Op Code: $|r| 101$

Timing:

3810/3820: 8.225

3812/3822: IN + 2.10

Operation: (I/O Bus) $\rightarrow (r)$

Length: 2 bytes

For EX(rs) (exp):

Op Code: $|r| 121$, $|r| 123$, etc.

Timing:

3810/3820: 12.80

3812/3822:

EX (rs) ADR EX ADR + 2.10

EX (rs) STATUS 6.00

EX (rs) DATA 3.75

EX (rs) WRITE 5.30 (5.10 non-RIM)

EX (rs) COM1 5.75...7.10 (5.10 non-RIM)

EX (rs) COM2 &3 4.80

EX (rs) COM4 6.55 (5.10 non-RIM)

Operation: Performs I/O control with specified register according to (exp)

Length: 2 bytes

Identical to the 2200 I/O operations except that the specified register, instead of the A register, is used.

Priv. Note: If USER mode is set, these instructions will cause a privileged instruction interrupt to occur.

PARITY CHECKING INPUT

PIN, PIN(r)

For PIN:

Op Code: 103

Timing: 6.575

3810/3820: 6.575

3812/3822: 3.50 (+0.1 status)

3.35 non-RIM

Length: 1 byte

For PIN(r):

Op Code: $|r| 103$

Timing:

3810/3820: 8.675

3812/3822: PIN + 2.10

Length: 2 bytes

Identical to the INPUT instruction except that if the nine bits of the I/O Bus contain an even number of ones, an interrupt will occur.

Priv. Note: If USER mode is set, these instructions will cause a privileged instruction interrupt to occur.

PUSH USING BC, DE, OR XA

Op Code: 1r1 070

Timing:

3810/3820: 9.45

3812/3822: 8.90

Operation: (rp) → STACK

Length: 2 bytes

Pushes the specified register pair onto the Stack.

PUSH IMMEDIATE

Op Code: 051 (adr)

Timing:

3810/3820: 10.70

3812/3822: 8.90

Operation: (adr) → STACK

Length: 3 bytes

Pushes the contents of the operand onto the Stack.

POP USING BC, DE, OR XA

Op Code: 1rp1 060

Timing:

3810/3820: 9.20

3812/3822: 8.10

Operation: (STACK) → (rp)

Length: 2 bytes

Pops the stack into the specified register pair.

5.7.3 Category 3 — Multibyte (string) Operations**BLOCK TRANSFER OR BLOCK****TRANSFER REVERSE**

For BT:

Op Code: 021

Timing:

3810/3820: If a match -- 1.85 + (N * 5.55)

If no match -- 2.35 + (N * 5.55)

3812/3822: If a match -- 1.90 + (N * 5.30)

If no match -- 2.40 + (N * 5.30)

(where N = number of bytes transferred)

Length: 1 byte

For BTR:

Op Code: 111 021

Timing:

3810/3820: If a match -- 3.95 + (N * 5.75)

If no match -- 4.45 + (N * 5.75)

3812/3822: If a match -- 4.00 + (N * 5.60)

If no match -- 4.50 + (N * 5.60)

Length: 2 bytes

The Block Transfer instructions move the number of bytes specified in the C register from the field pointed to by HL to the field pointed to by DE while adding the contents of the A register to each byte transferred. BT causes the pointers to be incremented after each transfer while BTR causes the pointers to be decremented after each transfer. If the B register is not zero, the transfer will stop after a character which is equal to the 2's complement of the B register is stored in the destination field (stops after the matching character is moved).

PUSH(rp)

Entry:

HL = location of first byte.

DE = location of first destination byte.

C = number of bytes to move (C = 1 to 255; 0 for 256).

B = 2's complement of terminating character if not 0.

A = 8-bit value added to each byte as it is moved (for de-zoning and zoning decimal numbers).

Exit:

HL = location past last source byte read.

DE = location past destination byte written.

A = entry value.

B = entry value.

C = zero or count before terminator character found.

Condition flags are altered.

PUSH loc**BLOCK CONVERT**

Op Code: 062 021

Timing:

3810/3820: If a match -- 3.95 + (N * 7.45)

If no match -- 4.45 + (N * 7.95)

3812/3822: If a match -- 4.00 + (N * 6.85)

If no match -- 4.50 + (N * 6.85)

(where N = number of bytes converted)

Length: 2 bytes

Block Convert is a variation of Block Transfer where the field pointed to by the DE registers is translated byte-by-byte using the translate table pointed to by the HL registers. This table should not cross page boundaries.

BT, BTR

Entry: HL = location of the translate table.
DE = location of the first byte to be translated.

C = number of bytes to move.
B = 2's complement of terminating character if not 0.

A = no entry value used.

HL = undefined.

DE = location past last destination byte.
A = LSB of last table position used for translation.

B = entry value.

C = zero or entry value minus number of bytes moved.

Algorithm:

1. Get the byte pointed to by DE.
2. Set A to the result of the byte added to L.
3. Get the byte pointed to by HA. This is the table's translated byte.
4. Store the translated byte where DE points.
5. Increment DE.
6. B is added to the translated byte.
7. Stop if the Carry and Zero conditions are True — a match is found.
8. Decrement the C register.
9. Go to Step 1 if result is non-zero.

BCV

**BINARY FIELD ADD WITH CARRY
OR SUBTRACT WITH BORROW****BFAC, BFSB**

For BFAC:

Op Code: 011

Timing:

3810/3820: $2.35 + (C * 6.70)$ 3812/3822: $2.40 + (C * 6.70)$

Length: 1 byte

For BFSB:

Op Code: 031

Timing:

3810/3820: $2.35 + (C * 6.70)$ 3812/3822: $2.40 + (C * 6.70)$

Length: 1 byte

These instructions take the field pointed to by HL and either add it to or subtract it from the field pointed to by DE, leaving the result in the field pointed by DE. The fields may be 1 through 16 bytes in length.

Entry: HL = location of right hand byte of the operand field.
 DE = location of right hand byte of the accumulator field.
 C = the field width (1 through 16; 0 or 16 implies 16).

Carry = carry or borrow into the operation.

Exit: HL = location to left of the left hand byte of the operand field.
 DE = location to left of the left hand byte of the Accumulator field.
 C = indeterminate.

Carry = carry or borrow out of the operation (all the condition flags are altered).

Algorithm: 1. Get the byte pointed to by HL.
 2. Add it with carry or subtract it with borrow from the byte pointed to by DE and store the result where DE points.
 3. Decrement HL and DE by one.
 4. Decrement the lower 4 bits of C register by one.
 5. Go to step 1 if the lower 4 bits of the C register is not now zero.

BLOCK COMPARE

Op Code: 041

Timing:

3810/3820: If a match -- $2.35 + (N * 5.45)$ If no match -- $1.85 + (N * 5.45)$ 3812/3822: If a match -- $2.40 + (N * 5.25)$ If no match -- $1.90 + (N * 5.25)$

Length: 1 byte

This instruction matches two strings of bytes from left to right until either a mismatch is found or the specified maximum number of bytes has been scanned.

Entry: HL = location of left hand byte of the subtracting field.
 DE = location of left hand byte of the field subtracted from.
 C = the maximum number of bytes to scan (1 thru 255; 0 implies 256).

Exit:

IF A MISMATCH WAS FOUND:

HL = location after the mismatch in the subtracting field.

DE = location after the mismatch in the field subtracted from.

C = entry value minus number of bytes that matched.

Condition flags all reflect the result of the subtract instruction that found the two bytes differing.

IF ALL BYTES MATCHED

HL = location after the last byte in the subtracting field.

DE = location after the last byte in the field subtracted from.

C = zero.

Condition flags are altered.

1. Get the byte pointed to by HL.
2. Subtract it from the byte pointed to by DE.
3. Increment DE and HL.
4. Exit if the Zero condition is False.
5. Decrement C.
6. Go to Step 1 if the lower 4 bits of the C register are not equal to zero.
7. Exit with the Zero condition True.

DECIMAL FIELD ADD WITH CARRY**DFAC**

Op Code: 111 041

Timing:

3810/3820: $4.45 + (C * 7.45)$ 3812/3822: $4.50 + (C * 7.65)$

Length: 2 bytes

This instruction takes the field of zoned BCD digits pointed to by HL and adds it to the field of zoned decimal digits pointed to by DE, leaving the result in the field pointed to by DE. The zone bits of the result field are set to the zone bits in the B register. The fields may be 1 through 16 bytes in length.

Entry: Same as for the BFAC instruction except B = output zoning (right 4 bits must be 0; left 4 bits must be other than 0000).

Exit: Same as for the BFAC instruction except A register is destroyed.

B = entry value.

1. Get the byte pointed to by HL.
2. Add it with carry to the byte pointed to by DE.
3. Strip away the zone bits.
4. Clear the Carry and go to step 6 if the result is less than 10.
5. Subtract 10 from the result and set the Carry.
6. Set the zoning bits.
7. Store the result where DE points.
8. Decrement HL& DE by one.
9. Decrement the C register by one.
10. Go to step 1 if the lower 4 bits of the C register are not now zero.

NOTE: The binary values for the zoned BCD digits with xxxx not equal to 0000 are as follows (the digits are not packed, i.e., only one digit per byte):

0:xxxx0000	5:xxxx0101
1:xxxx0001	6:xxxx0110
2:xxxx0010	7:xxxx0111
3:xxxx0011	8:xxxx1000
4:xxxx0100	9:xxxx1001

DECIMAL FIELD SUBTRACT WITH BORROW

Op Code: 062 041

Timing:

3810/3820: 4.45 + (C * 7.65)
3812/3822: 4.50 + (C * 7.65)

Length: 2 bytes

This instruction takes the field of zoned BCD digits pointed to by HL and subtracts it from the field of zoned BCD digits pointed to by DE, leaving the result in the field pointed to by DE. The zone bits of the two fields must be identical. The zone bits of the result field are set to the zone bits in the B register. The fields may be 1 through 16 bytes in length.

Entry: Same as for the DFAC instruction.

Exit: Same as for the DFAC instruction.

Algorithm:

1. Get the byte pointed to by HL.
2. Subtract it, with borrow, from the byte pointed to by DE.
3. Go to Step 5 and clear the Carry if the byte result is not negative.
4. Add 10 to the result and set the Carry.
5. Set the zone bits to those in the B register.
6. Store the result where DE points.
7. Decrement HL and DE by one.
8. Decrement the C register by one.
9. Go to Step 1 if the lower 4 bits of the C register is not now zero.

BINARY FIELD SHIFT LEFT

BFSL

Op Code: 075

Timing:

3810/3820: 2.35 + (C * 4.55)
3812/3822: 2.40 + (C * 4.55)

Length: 1 byte

This instruction shifts a field of bytes in memory left one bit position as if all of the bytes made up one continuous word.

Entry: HL = location of right-hand byte of the field.
C = the field width (1 through 16; 0 or 16 implies 16).
Carry = bit shifted out on the left.

Exit: HL = location left of the left-hand byte of the field.
C = indeterminate.
A = indeterminate.
Carry = bit shifted out on the left.
All other flags are indeterminate.

BINARY FIELD SHIFT RIGHT

Op Code: 111 075

Timing:

3810/3820: 4.45 + (C * 4.55)
3812/3822: 4.50 + (C * 4.55)

Length: 2 bytes

This instruction is similar to BFSL except the shift is in the opposite direction.

Entry: HL = location of left-hand byte of the field.
C = the field width (1 through 16; 0 or 16 implies 16).

Carry = bit shifted in on left.

Exit: HL = location right of the right-hand byte of the field.
C = indeterminate.
A = indeterminate.
Carry = bit shifted out on the right.

All other flags are indeterminate.

MULTIPLE INPUT

MIN

Op Code: 111 061

Timing:

3810/3820: 10.125 + (C * 8.30)
3812/3822: 6.30 + (C * 1.60)

Length: 2 bytes

This instruction moves the number of bytes specified in the C register from a buffered input device to the field pointed to by HL. The number of bytes moved is the number in the C register modulo 16. To make transferring up to 256 bytes easy yet interruptible, the full eight-bit value of the C register is retained during loop counting and exit is made with the C register containing its entry value minus the number of bytes transferred, HL containing its entry value plus the number of bytes transferred, and the Zero condition code reflecting the eight-bit result of the last decrementation of the C register. Thus the interruptible loop for transferring the number of bytes indicated by the eight bit value in the C register yet not inhibiting interrupts would appear as follows:

LOOP	LA	DEVADR
	DI	
	EX	ADR
	EX	DATA
	EI	
	MIN	
	JFZ	LOOP

Note that the device must be readdressed for each execution of the MIN instruction since an interrupt could cause some other device to be addressed. The MIN instruction causes a parity checking input strobe to be executed every 8.30 microseconds. This execution operates without regard to any status bits of any kind. It is included for use with 5500 system I/O devices with parity generation and faster buffers allowing them to be used at data rates equivalent to DMA channels. The MIN instruction has all of the advantages of a non-I/O device interrupting system (lower software overhead in high throughput situations, superior control over the occurrence of events allowing probability of correctness in the program logic and repeatability of even occurrence, and simpler hardware using lower speeds and noise filtered buses) and yet achieves DMA throughout rates.

Priv. Note: If USER mode is set, this instruction will cause a privileged instruction interrupt to occur.

Entry: HL = location of first destination byte.
 C = number of bytes to move (this number is taken modulo 16 and if it is 0 modulo 16 then 16 bytes will be moved).

Exit: HL = location of entry value plus number of bytes moved.
 C = entry value minus number of bytes moved.

Algorithm: 1. Execute a parity checking INPUT.
 2. Store the byte where HL points.
 3. Increment HL.
 4. Decrement C using the ALU.
 5. Exit if the lower 4 bits of the C register is zero.
 6. Go to step 1.

MULTIPLE OUTPUT

Op Code: 111 071

Timing:

3810/3820: 10.125 + (C * 9.05)

3812/3822: 6.05 + (C * 1.60)

7.25 non-R1M

Length: 2 bytes

MOUT

This instruction is similar to the MIN instruction except for timing and the direction of information flow. MOUT moves the number of bytes specified in the C register from the field pointed to by HL to a buffered output device. A byte is written using the EX WRITE strobe every 9.05 microseconds.

5.7.4 Category 4 — Processor State Save and Restore Instructions

STACK STORE

Op Code: 065

Timing:

3810/3820: 2.35 + (N * 9.50)

3812/3822: 2.40 + (N * 8.80)

Length: 1 byte

STKS

The Stack Store instruction POPs a specified number of stack entries and stores them (LSB followed by MSB) in the field pointed to by HL.

Entry: HL = first location in the storage area.
 C = the number of entries to be stored
 (1 through 16; 0 or 16 implies 16).

Exit: HL and C indeterminate.
 Condition flags unchanged.

STACK LOAD

Op Code: 111 065

Timing:

3810/3820: 4.45 + (N * 10.60)

3812/3822: 4.50 + (N * 9.20)

Length: 2 bytes

STKL

The Stack Load instruction pushes onto the stack the specified number of entries from the field pointed to by

HL. Upon entry HL points to the right hand byte and entries are loaded in reverse order to allow restoring the stack from locations stored using the STKS instruction.

Entry: HL = last location in the storage area.
 C = the number of entries to be PUSHED
 (1 through 16; 0 or 16 implies 16).

Exit: HL = indeterminate.
 C = indeterminate.
 Condition flags unchanged.

REGISTER STORE

REGS

Op Code: 055

Timing:

3810/3820: 21.60

3812/3822: 20.70

Length: 1 byte

The Register Store instruction stores all of the registers for the currently selected mode (Alpha or Beta) in the field pointed to by the top entry of the stack. This entry points to the right hand byte of the field and the registers are stored in reverse order moving to the left (XLHEDCBA from right to left). When the instruction terminates, the top entry of the stack points to the left of the left hand byte in the field. For example, if entry is made with the top entry of the stack pointing to location 02007 (octal), the registers are stored as follows:

02000:A
 02001:B
 02002:C
 02003:D
 02004:E
 02005:H
 02006:L
 02007:X

In the above example, the top entry of the stack will be 01777 when the instruction terminates. Neither the contents of the registers nor the condition flags for the given mode are altered by this instruction.

REGISTER LOAD

REGL

Op Code: 111 055

Timing:

3810/3820: 19.15

3812/3822: 15.65

Length: 2 bytes

The Register Load instruction loads all the registers for a given mode (Alpha or Beta) from the field pointed to by HL. Upon entry, HL points to the right hand byte of the field. The registers are loaded in reverse order moving to the left in the field. In this manner, the registers can be re-loaded from values stored by the REGS instruction. If the example given for the REGS instruction were entered with HL = 02007, the registers shown would be loaded from the locations shown. The condition flags are not altered by this instruction.

CONDITION CODE SAVEOp Code: 042, $|r|$ 042

Timing:

3810/3820: 2.85, 4.95

3812/3822: 2.75, 4.85

Length: 1 byte or 2 bytes if $|r|$ specified.**CCS, CCS(r)**

This instruction loads the register (r) with a value such that if the value is added to itself using the AD operation, the condition flags will all be restored to their state before the CCS instruction was executed. The logic equations for the value loaded into (r) are:

A7 = Carry

A6 = Sign

A5 = A4 = A3 = A2 = 0

A1 = Not Zero and Not Sign

A0 = Not Zero and Not Parity

This instruction does not alter the state of any of the condition flags. If (r) is not specified, the A register is used.

5.7.5 Category 5 — Address Manipulation Instructions**INCREMENT REGISTER PAIR****INCP**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
INCP HL	015	3.60	3.50
INCP HL,2	117 015	5.70	5.60
INCP HL,A	017	3.65	3.55
INCP BC	062 015	5.55	5.45
INCP BC,2	113 015	5.70	5.60
INCP BC,A	062 017	5.60	5.50
INCP DE	174 015	5.55	5.45
INCP DE,2	115 015	5.70	5.60
INCP DE,A	174 017	5.60	5.50
INCP XA	022 015	5.55	5.45
INCP XA,2	111 015	5.70	5.60
INCP XA,A	022 017	5.60	5.50

These instructions increment the indicated register pair by either one, two or the contents of the A register. The increment value is added to the LSB register and then the carry is added to the MSB register. All conditions are indeterminate. The A register is not changed, except in the XA case.

DECREMENT REGISTER PAIR**DECP**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
DECP HL	035	3.60	3.50
DECP HL,2	117 035	5.55	5.45
DECP HL,A	037	3.65	3.55
DECP BC	062 035	5.55	5.45
DECP BC,2	113 035	5.70	5.60
DECP BC,A	062 037	5.60	5.50
DECP DE	174 035	5.55	5.45
DECP DE,2	115 035	5.70	5.60
DECP DE,A	174 037	5.60	5.50
DECP XA	022 035	5.55	5.45
DECP XA,2	111 035	5.70	5.60
DECP XA,A	022 037	5.60	5.50

These instructions decrement the indicated register pair by either one, two, or the contents of the A register. The decrement value is subtracted from the LSB register and then the borrow is subtracted from the MSB register. All condition flags are indeterminate. The A register is not changed, except in the XA case.

DOUBLE LOAD**DL**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
DL DE,HL	047	7.00	6.45
DL BC,HL	111 047	9.80	9.25
DL BC,BC	062 047	8.95	8.40
DL BC,DE	113 047	9.10	8.55
DL DE,BC	174 047	8.95	8.40
DL DE,DE	115 047	9.10	8.55
DL HL,BC	176 047	8.95	8.40
DL HL,DE	117 047	9.10	8.55
DL HL,HL	057	7.00	6.45

These instructions load the register pair specified by the first operand from the memory location pointed to by the register pair specified by the second operand. The LSB register (C,E, or L) is loaded from the specified memory location and the MSB register (B,D, or H) is loaded from the next higher memory location. Note that indirect addressing can be accomplished by loading a register pair from the locations that the pair specify (DL HL, HL for example).

DOUBLE STORE**DS**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
DS DE,HL	027	6.60	6.05
DS BC,HL	111 027	9.40	9.25
DS BC,DE	113 027	8.70	8.55
DS DE,BC	174 027	8.55	8.40
DS HL,BC	176 027	8.55	8.40
DS HL,DE	117 027	8.70	8.55

These instructions store the register pair specified by the first operand into the memory locations pointed to by the register pair specified by the second operand. The LSB register (C,E, or L) is stored in the specified memory location and the MSB register (B, D, or H) is stored in the next higher location.

PAGED LOAD**PL**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
PL A,(loc)	105 LSB	6.35	5.60
PL B,(loc)	114 LSB	6.35	5.60
PL C,(loc)	124 LSB	6.35	5.60
PL D,(loc)	134 LSB	6.35	5.60
PL E,(loc)	144 LSB	6.35	5.60
PL H,(loc)	154 LSB	6.35	5.60
PL L,(loc)	164 LSB	6.35	5.60

These instructions load the specified register from the memory location specified by the LSB given in the instruction and MSB given in the X register.

PAGED STORE

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
PS A,(loc)	107 LSB	5.70	4.90
PS B,(loc)	116 LSB	5.70	4.90
PS C,(loc)	126 LSB	5.70	4.90
PS D,(loc)	136 LSB	5.70	4.90
PS E,(loc)	146 LSB	5.70	4.90
PS H,(loc)	156 LSB	5.70	4.90
PS L,(loc)	166 LSB	5.70	4.90

These instructions store the specified register in the memory location specified by the LSB given in the instruction and the MSB given in the X register.

DOUBLE PAGED LOAD**DPL**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
DPL BC,(loc)	111 124 LSB	10.05	8.85
DPL DE,(loc)	113 144 LSB	10.05	8.85
DPL HL,(loc)	115 164 LSB	10.05	8.85

These instructions load the specified register pair from the memory locations specified by the LSP given in the instruction and the MSP given in the X register. The C,E, or L register is loaded from the specified memory location and the B, D, or H register is loaded from the next higher location.

DOUBLE PAGED STORE**DPS**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
DPS BC,(loc)	111 126 LSB	9.15	8.15
DPS DE,(loc)	113 146 LSB	9.15	8.15
DPS HL,(loc)	115 166 LSB	9.15	8.15

These instructions store the specified register pair in the locations specified by the LSP given in the instruction and the MSP given in the X register. The C, E, or L register is stored in the specified location and the B, D, or H register is stored in the next higher location.

INCREMENT AND DECREMENT**INDEX****INCI, DECI**

Mnemonics	Op Codes	Timing	Timing
INCI (disp),(index)	005 LSB (i)	11.70	9.90
DECI (disp),(index)	025 LSB (i)	12.00	10.00
INCI*(disp),(index)	111 005 LSB MSB(i)	15.30	13.60
DECI*(disp),(index)	111 025 LSB MSB(i)	15.60	13.70

The processor has a construct called an index which is a 16-bit value kept in memory. The concept is similar to index registers except that all the values are kept in the page of memory pointed to by the X-register. The index is specified by a single byte in the instructions (shown as (i) above) which points to the memory location containing the LSB of the index value, the MSB being in the next higher memory location ((i) specifies the LSB of the index address while the X register specifies the MSB of the index address). The instruction also contains a displacement (shown on (disp) above) that is either one or two bytes in length (depending upon the op code). These instructions

either increment or decrement the value of the index by the value of the displacement. The Carry condition flag reflects the carry or borrow from the incrementation or decrementation. The rest of the condition flags are indeterminate.

LOAD FROM INDEX INCREMENTED OR DECREMENTED**LFII, LFID**

Mnemonics	Op Codes	3810/3820	3812/3822
		Timing	Timing
LFII BC, (disp),(index)	062 005 LSB (i)	12.30	11.10
LFID BC, (disp),(index)	062 025 LSB (i)	12.40	11.00
LFII BC,* (disp),(index)	113 005 LSB MSB(i)	13.80	12.80
LFID BC,* (disp),(index)	113 025 LSB MSB(i)	13.90	12.60
LFII DE, (disp),(index)	174 005 LSB (i)	12.30	11.10
LFID DE, (disp),(index)	174 025 LSB (i)	12.40	11.00
LFII DE,* (disp),(index)	115 005 LSB MSB(i)	13.80	12.80
LFID DE,* (disp),(index)	115 025 LSB MSB(i)	13.90	12.60
LFII HL, (disp),(index)	176 005 LSB (i)	12.30	11.10
LFID HL, (disp),(index)	176 025 LSB (i) MSB(i)	12.40	11.00
LFII HL,* (disp),(index)	117 005 LSB MSB(i)	13.80	12.80
LFID HL,* (disp),(index)	117 025 LSB MSB(i)	13.90	12.60

These instructions are similar to the INCI and DECI instructions except that they load the specified pair of registers with the result of adding or subtracting the displacement to or from the index value of the index. The condition flags are similarly affected.

5.7.6 Category 6 — Operating System Control**BASE REGISTER LOAD****BRL, BRL(r)**

Op Code: 072, r 072
Timing:
3810/3820: 4.85, 6.95
3812/3822: 4.50, 6.60
Length: 1 or 2 if r specified

This instruction loads the base register from the specified register. Loading the base register will normally be a monitor function, allowing the monitor to keep within itself the value of the base register for user state storage purposes. This instruction will cause a privileged instruction interrupt if the USER mode flag is set. If (r) is not specified, the A register is used. This value is also written to memory in location 0167653.

NOP JUMP**NOJ**

Op Code: 045
Timing:
3810/3820: 2.55
3812/3822: 2.55
Length: 3 bytes

DOUBLE PAGED STORE REVERSED DPSR(rp) , loc

Mnemonic	Op Code
DPSR BC,loc	062 116 LSB
DPSR DE, loc	174 136 LSB
DPSR HL,loc	176 156 LSB
Timing:	
3810/3820: 9.15	
3812/3822: 8.15	

These instructions store the specified register pair into the locations specified by the LSB given in the instruction and the MSB given in the X register. The B, D, or H register is stored into the specified memory location and the C, E, or L register is stored into the next higher location. Note that this is similar to the 5500 DPS instruction except the order in which the registers are stored is reversed.

SECTOR TABLE LOAD STARTING AT OFFSET STLO(r)

Mnemonic	Op Code
STLOA	022 077
STLOB	111 077
STLOC	062 077
STLOD	113 077
STLOE	174 077
Timing:	
3810/3820: 10.45 + (C * 2.60) + 0.45 if C > 8 or 5.75 if C = 0	
3812/3822: 10.50 + (C * 2.50) + 0.55 if C > 8 or 5.65 if C = 0	

The Sector Table in the 3800 contains eight bits for each entry. Bit 0 of a Sector Table entry is explained below; bit 1 of a Sector Table entry contains a hardware generated and checked parity bit. Any value loaded into this bit position is ignored since the hardware generates the proper parity bit when a Sector Table entry is loaded.

If, during any memory access, the number of one bits out of eight Sector Table entry bit positions is incorrect, a Sector Table Parity Error System Call interrupt will be generated to memory location 0167474.

Bit 2 of a Sector Table entry is set to enable the sector to be read or written when the machine is in USER mode. Bit 3 is set to enable the sector to be written in either USER or SYSTEM mode. Bits 4 through 7 are used for physical memory address bits 12 through 15, and bit 0 is used for physical memory address bit 16 — giving the 3800 17 bits of physical memory address to accommodate a possible 128K of physical memory space.

STLO(r) is similar to the 5500 STL instruction except that the upper four bits of the specified register (A, B, C, D, or E) determine where in the Sector Table the loading is started (the lower four bits can be any value). For example: if the STLOA instruction is performed with the A register containing a 060 (octal) and the C register containing a 5, Sector Table entries 3 through 7 will be loaded.

Note that though sector table loads can wrap around through the top entry, the top entry always points to the system ROM sector at 0170000 through 0177777, is not

access enabled, and not write enabled. This condition is automatically forced at the end of all sector table loads.

Entry: HL = location of first byte in a table of up to 15 Sector Table entries to be loaded.
C = number of entries to be loaded (0 through 15; the upper 4 bits of C can be any value).
(r) = starting Sector Table entry (upper four bits 0 through 15; and lower 4 bits of (r) can be any value; (r) can be A, B, C, D, or E).
Exit: Sector Table loaded, no registers or condition flags changed.

5.7.8 Instructions New to the 3800**PROCESSOR TYPE INFORMATION****INFO**

Op Code: 111 010
Timing:

3810/3820: 5.60
3812/3822: 5.45

This instruction is used to differentiate the 3800 from other Datapoint processors. In the 5500 this instruction performs no operation. In the 3800 it loads a 2 into the A register and the revision number of the micro-code ROM into the B register. None of the condition code flags and none of the other registers are affected by this instruction. To determine the type of Datapoint processor, the following sequence is suggested:

XRA		determine if 2200
LLA		
LHA		
DECP	HL	(this is an NOP on a 2200)
JFC	IMA2200	I'm a 2200
XRA		determine if 5500 or 3800
INFO		
CP	1	
JTC	IMA5500	I'm a 5500
JTZ	IMA6600	I'm a 6600
CP	3	
JTC	IMA 3800	I'm an 3800
JMP	IMA????	

PROCESSOR TYPE CAPABILITIES**INFOx**

Mnemonic	Op Code
INFO2	062 010
INFO3	113 010
INFO4	174 010
INFO5	115 010
INFO6	176 010
INFO7	117 010
INFO8	022 010

Timing:
3810/3820: 6.15
3812/3822: 6.05

These instructions return control bits which define the capabilities of the processor, including definitions of in-board communications modules, interface capabilities, interface code for special devices and other future expansions products. The result is always returned in registers

B, C, D, and E. At present they are always zero except in the INFO2 B register, where eight control bits have been defined as follows:

3810/3820	3812/3822
B0 zero	B0 zero
B1 reserved	B1 reserved
B2 zero	B2 zero
B3 zero	B3 zero
B4 zero	B4 one
B5 zero	B5 Internal RIM
B6 5500 I/O Bus available	B6 zero
B7 Internal Communications Adaptor available	B7 zero

Note that this instruction on a 2200, 5500 or 6600 type processor will not change registers as described. On the 2200 and 5500 an NOP is done; on the 6600 the operation is like the INFO instruction, changing the A and B registers.

SYSTEM STATUS INFORMATION			SYSTATx	
Mnemonic	Op Code	3810/ 3820	3812/ 3822	Status
		Timing	Timing	
SYSTAT1	111 157	5.85	5.45	PSW
SYSTAT2	062 157	6.25	5.60	SNID (3810/3820) * reserved * (3812/3822)
SYSTAT3	113 157	6.25	5.60	* reserved *
SYSTAT4	174 157	6.25	5.60	* reserved *
SYSTAT5	115 157	6.25	5.60	* reserved *
SYSTAT6	176 157	6.25	5.60	* reserved *
SYSTAT7	117 157	6.25	5.60	* reserved *
SYSTAT8	022 157	6.25	5.60	* reserved *

System status is designed for future expansion. The B and C registers are loaded with zero for most of the instructions, excepting the first two at present. SYSTAT1 returns in the B register the value of the internal Processor Status Word, containing bits defining Alpha/Beta Mode, Interrupts Enabled/Disabled, User/Privileged Mode, etc., as described below. On the 3810/3820 only, for SYSTAT2, the SNID switch register value is returned in the B register; it is used by the communication subsystem and other modules as needed.

LOAD CHARACTER FONT	LODCF
Op Code: 155	
Timing:	
3810/3820: $22.50 + (A * 0.15) + (A/10) * 0.4$ (-1 if A not = zero and A MOD 10 = zero)	
3812/3822: $18.90 + (A * 0.15) + 0.40$ if $A > 64$ (-1 if $A = 64$)	

The character font for the code given in the A register (0 to 0177) is loaded into the RAM/font memory. The HL register pair points to a 7-byte list in memory specifying the font. Each row of a font is in one of the bytes with HL pointing to the font for the bottom row, HL+1 for the next row up and HL+6 for the top row of the character font. HL is left undefined after the instruction is executed; the condition flags are not changed.

This instruction will cause a privileged instruction interrupt if the user mode flag is set.

PERFORM AUDIO	ACDO
Op Code: rp 151	
Timing:	
3810/3820: 5.75 (if no audio in progress)	
5.20 (if audio in progress)	
3812/3822: 5.30 (if no audio in progress)	
5.00 (if audio in progress)	

The register pair points to a string to be used for audible sound generation. This is a beep on the 3812/3822. It is not used if sound generation is already in progress. See Appendix B for further discussion of audio instructions.

This instruction will cause a privileged instruction interrupt if the user mode flag is set.

PERFORM AUDIO OVERRIDE	ACDOO
Op Code: rp 153	
Timing:	
3810/3820: 6.05	
3812/3822: 5.50	
(5.20 if audio in progress)	

The register pair points to a string to be used for audible sound generation. This is a click on the 3812/3822. This instruction is illegal in USER mode, and in privileged mode it forces the string pointed to by the register pair to be used for sound generation.

This instruction will cause a privileged instruction interrupt if the user mode flag is set.

AUDIO CLICK FROM ROM	CLICKR
Op Code: 111 153	
Timing:	
3810/3820: 6.00	
3812/3822: 5.70	
(5.40 if audio in progress)	

Performs the same operation as EX CLICK except no references to RAM are made by the channel command words. This instruction is used for ROM error routines which must assume that even the memory used by the regular EX CLICK is bad.

This instruction will cause a privileged instruction interrupt if the user mode flag is set.

ALPHA & BETA, SAVE & LOAD SUB-INSTRUCTIONS			
Mnemonic	Op Code	3810/3820	3812/3822
		Timing	Timing
SYSSAV	062 020	19.35 (-0.10 if Beta saved)	18.80
ALPHAL	111 030	21.70	18.35
BETAL	111 020	21.70	18.65

These are extensions of the ALPHA and BETA instructions. The 3800 processor has only one set of "User Registers": A, B, C, D, E, H, L, X, and the condition flags. Consequently, Alpha/Beta mode switching is done by storing the contents of this set of registers in the System Save Area of memory while loading the contents of the other set from System Save Area to replace it, when switching to the opposite mode. The SYSSAV instruction saves the contents of whichever register set is currently in use. ALPHA and BETAL switch modes load their registers without saving the contents of the set currently in use.

This instruction will cause a privileged instruction interrupt if the user mode flag is set.

SYSTEM RETURN **SYSRET**
 Op Code: 062 030
 Timing:
 3810/3820: 30.55 (+0.05 if to Beta)
 3812/3822: 26.20 (+0.40 if BETAL)

All system calls (BP, SC, 1-millisecond, Memory Fault, etc.) cause to be stored in the System Save Area an internal status word containing bits that define Alpha/Beta mode, Interrupts Enabled/Disabled, Privileged/User Mode and other control information. The System Return instruction will reload this control status word into the internal control register, as well as reload the correct register set (Alpha or Beta), thereby destroying previous contents of the user registers regardless of which mode the system was in. In addition, it will perform a Return operation, popping the return address off the stack. This privileged instruction is useful for 1-millisecond interrupt routines. Note that on the 3812/3822, bits 3 and 4 of the internal status word cannot be changed in this manner.

SYSTEM SAVE AREA MOVE **SYSMOV**
 Timing:
 3810/3820: 7.35
 3812/3822: 7.40

Mnemonics	Op Codes
SYSMOV BC	062 065
SYSMOV DE	174 065
SYSMOV HL	176 065
SYSMOV XA	022 065

The System Save Area contains the 32-entry-deep stack, the Alpha and Beta register sets, and the saved Internal Status Word. This area is on a 128-byte boundary with the last 64 bytes used for the stack and some of the rest used for the other saved information — Processor Status Word, Alpha and Beta Register Save Areas.

SYSMOV allows the Save Area to be moved anywhere in memory, provided that the memory location physically exists, and is writeable. The stack may be in Access Protected Memory. On entry, the register pair must point to a new System Save Area and to the new top of Stack. On exit, the register pair points to the old System Save Area, specifically the old top of Stack. To enforce correctness of the given stack pointer, Bit 6 of the LSB is forced to a one, and Bit 0 to zero. This ensures that the

stack pointer given is in the correct half of the 128-byte System Save Area.

SYSMOV aids in fast state-swapping by obviating the STKS and STKL instructions which do approximately the same things but take much longer.

Note that the SYSSAV, SYSMOV combination will save all state information and SYSMOV, SYSRET — if entered from interrupt — will restore it between multiple tasks.

The System Save Area

The following diagram can be used as an aid in understanding the memory allocation of the System Save Area:

0177	Stack Area (32 two-byte entries)
0100	Program Status Word
0077	Alpha Flags Save byte
0076	Alpha X register Save byte
0075	Alpha B, C, D, E, H, and L Save Area
0066	Alpha A register Save byte
0065	Beta Flags Save byte
0064	Beta X register Save byte
0055	Beta B, C, D, E, H, and L Save Area
0054	Beta A register Save byte
0000	unassigned

Program Status Word

The Program Status Word has these bit definitions:

Bit 0	Interrupt Enabled
Bit 1	Base Register Disabled
Bit 2	User Mode
Bit 3	Internal RIM addressed (3812/3822 only)
Bit 4	I/O Bus in Data Mode
Bit 5	Repeated Instruction (internal)
Bit 6	reserved
Bit 7	Beta Mode

PART 6
INPUT/OUTPUT
(3810/3815/3820 Only)

6.1 General

The Datapoint 3800 communicates with and exercises program control over external devices via an Input/Output System Bus. All external devices are connected to the I/O Bus in parallel, "daisy chain" fashion.

Each external device is assigned an Input/Output "address" unique to it alone. One device at a time is designated by the processor as currently addressed, and only communication between the processor and that device is possible. All others on the I/O Bus are logically, although not electrically, disconnected from the I/O Bus.

The 3800 does not supply power, except on four +5 V I/O bus pin connectors for I/O bus drivers. The I/O +5 is fused at two amps. A light-emitting diode, visible from the rear with the housing installed, indicates when the fuse is blown.

WARNING!

Note particularly that the standard Datapoint I/O Bus *cannot* support peripheral devices that lack their own independent power supplies. Auxiliary power supplies for peripherals are *required* for proper operation of the 3800.

6.2 Input/Output Physical Connections

The Input/Output System Bus connector on the 3800 is a 50-pin receptacle with female contacts, plus provisions for screw lock assemblies.

Each external device has two 50-pin Input/Output Bus connectors; one a female plug with male contacts labelled "I/O Bus In" and the other a male plug with female contacts labelled "I/O Bus Out." Both of these connectors have provisions for screw lock assemblies.

Datapoint Universal Input/Output cables have a male connector at one end and a female at the other.

Connection is made from the 3800 I/O connector to the "I/O Bus In" connector of an external device via a Universal I/O Cable. If more than one device is connected to the I/O Bus, connection is made from the "I/O Bus Out" connector of the first device to the "I/O Bus In" connector of the second device with a Universal I/O Cable. The process is repeated for other external devices; hence the term "daisy chain."

Every external device must connect each of the 50 pins (including spares) of its "I/O Bus In" connector to the corresponding pins of its "I/O Bus Out" connector in addition to connection to those lines required for the particular device. This is required for continuity of all signal, power and ground lines on the I/O Bus.

APPENDIX A MACRO ROM

CHAPTER 1. ROM DEBUGGER FACILITY

1.1 INTRODUCTION

Debug may be entered in one of three ways: by executing the Breakpoint instruction; by keying in "DEBUG" from DOS; or by pressing the Restart, INT and DSP keys simultaneously and then releasing Restart and INT. Upon entering the 3800 debugger, the mode of the interrupted program remains established, the proper registers are used, and all condition codes and flags are saved to be restored upon exit. By use of the "R" debug command the user may flip the processor mode from one register set to the other. In addition, the 3800 ROM debugger provides some extra commands not present in the 5500 debugger. (Note: enter "I15Ij" to return to DOS.)

1.2 3800 Debug Command Summary

A — Address given or last I/O device
B — Set Breakpoint at given or current address
C — Call the given or current address (forces system mode)
D — Decrement the current address by one or specified value
E — Continue execution of program
F — Fetch next data byte from current I/O device
G — Go to Data mode in the current device
*H — Hardware
I — Increment the current address by one or specified value
J — Perform a jump to the given or current address
K — *Not Used*
L — Link to address pointed to by current address
M — Modify the contents of current address. (If the value of the input exceeds eight bits, two memory locations will be modified, treating the input as an address in LSB, MSB format.)
N — *Not Used*
O — *Not Used*
P — Display Base register or load W/value - 0100000
*Q — Load the sector table
R — Switch Alpha/Beta register mode
S — Display specified stack item (0-015 octal)
*T — Start memory Test
U — Sets user mode and does an "E" command
V — EX COM4 to last I/O device
W — EX WRITE to last I/O device
X — EX COM1 to last I/O device
Y — EX COM2 to last I/O device
Z — EX COM3 to last I/O device
a — A register display or set
b — B register display or set
c — C register display or set
d — D register display or set
e — E register display or set

f — Set/Display Condition flags
g — *Not Used*
h — H register display or set
i — "E" command with EI/RET
j — Display test
k — *Not Used*
l — L register display or set
m — *Not Used*
n — *Not Used*
o — *Not Used*
p — Display Base register or set with C
q — *Not Used*
r — *Not Used*
s — *Not Used*
t — *Not Used*
u — *Not Used*
v — *Not Used*
w — *Not Used*
x — Set/Display X register
y — EX STATUS
z — EX DATA
? — Processor and Macro ROM type/version
— "M" command followed by "I" command
^ — Modify and increment using the last non-null value
— Clear all Break points

* Must be preceded by '12345'

1.3 Special Considerations

It should be noted that the memory test — called a Moving Inversion ("MOVI") test — completes in different amounts of time depending upon the size of memory installed: the 3800 memory test is quite thorough, and performs its diagnostic check in 16K memory segments.

CHAPTER 2. CRT DISPLAY ROUTINES

2.1 Introduction

The RAM Hardware interrupt vectors beginning at location 0167400 are the same as those used on the 5500/6600 processors. Note that this is not a complete list of vectors, but rather includes only locations discussed in relation to CRT display routines.

2.1.1 Group I - RAM Vectors

0167400	SVMEMP	— Memory Parity Error
0167406	SVINP	— Input Parity Error
0167414	SVOUTP	— Output Parity Error
0167422	SVWVIOL	— Write Protection Violation
0167430	SVAVIOL	— Access Protection Violation
0167436	SVIVIOL	— Privileged Instruction Violation
0167444	SVONEMS	— One Millisecond
0167452	SVSCAL	— System Call

2.1.2 Group II - RAM Control Locations

The locations in this group are non-executable locations which contain strings, pointers, buffers, and other control information.

0167510	SVBEEP	— Standard Beep (Op Code 0151)
0167516	SVCLIK	— Standard Click (Op Code 0153)
0167537	SEACFLG	— 3810/3820: Audio Channel flag control marker 3812/3822: *reserved* marker
0167540	SEACCNT	— Audio Channel control counters
0167640	SEDOPTS	— Options for the display routine
0167644	SECCHAR	— Character used for a cursor
0167645	SECPOS	— Cursor position
0150000	SECBUF	— Display buffer

2.1.3 Group III - ROM Vectors

This group includes externally usable vectors located in system ROM.

0170000	SRPOWER	— Power On Reset (POR)
0170003	SRRSTRT	— Restart operation
0170027	SRCLICKR	— Click from ROM (No RAM Reference)
0170055	\$KEYCHAR	— DOSFNC 6,2 W/O Blink “DE”
0170060	\$KBDSINI	— Init Keyboard and Display info
0170063	\$CHARLOD	— Load Character set subroutine
0170066	\$DSPINIT	— Initialize the Display
0170071	\$DISPLAY	— 3800 Display routine
0170074	\$DISPDOS	— DOS compatible display routine
0170077	D\$CBL	— Compute a display buffer location
0170102	D\$CURSES	— Suspend the cursor
0170105	DSBLINKDE	— Blink the cursor at DE
0170110	D\$BLINK	— Blink the cursor at SECPOS
0170113	DO\$FNC60	— DOS Function 6, Subfunction 0
0170116	DO\$FNC61	— DOS Function 6, Subfunction 1
0170121	DO\$FNC62	— DOS Function 6, Subfunction 2
0170124	DO\$FNC63	— DOS Function 6, Subfunction 3
0170127	DO\$FNC64	— DOS Function 6, Subfunction 4
0170132	DO\$FNC65	— DOS Function 6, Subfunction 5
0170135	DO\$FNC66	— DOS Function 6, Subfunction 6
0170140	DO\$FNC67	— DOS Function 6, Subfunction 7
0170143	DO\$FNC68	— DOS Function 6, Subfunction 8

0170146	DO\$FNC69	— DOS Function 6, Subfunction 9
0170151	DOSFNC6A	— DOS Function 6, Subfunction 10
0170154	DO\$FNC6B	— DOS Function 6, Subfunction 11
0170157	DO\$FNC6C	— DOS Function 6, Subfunction 12 *NEW*

2.2 CRT Display Routines

The 3800 Macro ROM has a built in user callable CRT display routine which is similar to the standard DOS DSPLY\$, with the addition of enhanced control characters. Moreover, the entire set of DOS Function 6 is included in ROM.

2.2.1 DOS DSPLY\$ Compatible Routines

Entry:	B	= Options as given for \$O (Unless entered at \$DISPDOS)
	D	= Horizontal cursor position (0-79)
	E	= Vertical Cursor position (-12-11)
	HL	= > Starting address of display string
Exits:	A	= Entry Value
	B	= Last option value set
	C	= Entry Value
	DE	= Cursor position after last character displayed or Cursor position when last control executed
	HL	= > Address of byte after string terminator

A maximum of six extra stack levels are is (exclusive of display WAIT\$ overhead (if used)). If the display key inhibit is not set, the WAIT\$ vector is called at least once and then continuously if the display key is being pressed. This happens as each control character is about to be interpreted (\$F excepted). The WAIT\$ vector is at memory location 0167505.

Entry points:

\$DISPDOS 0170074

\$DISPDOS is a DOS DSPLY\$ compatible routine which causes blanks to be skipped, non-inverted video, and will not wait when the DISPLAY key is pressed.

\$DISPLAY 0170071

The entry point does not assume any options, thus entry must be made with the B register set.

Control Characters:

\$ES	003	End of string
\$BP	007	Beep
\$H	011	Horizontal position follows
\$V	013	Vertical position follows
\$EL	015	End of string w/ CR/LF
\$EOF	021	Erase to end of frame
\$EOL	022	Erase to end of line
\$RU	023	Roll up one line
\$RD	024	Roll down one line
\$F	033	Force display of next character
\$NS	0203	New string address follows (LSB,LSB)
\$CK	0207	Click
\$HA	0211	Horizontal adjustment follows
\$VA	0213	Vertical adjustment follows
\$NL	0215	Advance to the next line
\$HU	0223	Home up (Upper Left-hand corner)
\$HD	0224	Home down (Lower Left-hand corner)
\$O	0233	New options follow

The byte following the \$O control code contains the bits of the three following options which are to be set. Once an option is set, it will remain set until an end of string is encountered, or until new options are given.

\$OI 0200 Inverted video option

If set, all characters displayed will be inverted (dark characters on a light background). Note particularly that the blank character is inverted. Rolling the screen, or even clearing it, will cause a light character to appear any place the screen would be blanked out. Once turned off, video is displayed normally.

\$OS 0100 Skip blanks option

This option is normally set upon entry to \$DISPDOS, thereby maintaining compatibility between DOS DSPLY\$ and the 3800 display routine. When set, blanks in a string (040) will not be displayed.

\$OW 040 Inhibit wait on DISPLAY key option

This option is also set upon entry to \$DISPDOS. If clear, each time any control code is executed, the display key is checked. (The key is checked before the control code is executed.) The routine will hold in a tight loop until the display key is released. If set, the display key will be ignored. During waiting, a continuous call to the display WAIT\$ vector occurs (see above).

2.3 DOS Function 6 Routines

The 3800 Macro ROM includes all of the DOS function 6 routines as well as the DOS function 11 character set load routine. Note that unlike standard DOS functions, the contents of some registers are destroyed upon exit.

These routines, therefore, should be avoided, and the user should use the standard DOS functions whenever possible. All functions save the contents of the X register and save or manipulate the contents of DE as needed; functions 0 and 1 save B; function 2 destroys the contents of all registers except X and DE; function 3 destroys the contents of register A, and the H and L registers contain the buffer address of the character written; functions 4 and 5 and 7 through 12 save the contents of all registers; function 6 saves the contents of X and DE.

DO\$FNC60	0170113
DO\$FNC61	0170116
DO\$FNC62*	0170121
DO\$FNC63	0170124
DO\$FNC64	0170127
DO\$FNC65	0170132
DO\$FNC66*	0170135
DO\$FNC67*	0170140
DO\$FNC68*	0170143
DO\$FNC69*	0170146
DO\$FNC6A*	0170151
DO\$FNC6B*	0170154
DO\$FNC6C	0170157

*On entry to this subfunction, the cursor is permanently positioned to the screen position contained in DE.

Note: DO\$FNC63 does not permanently position the cursor, thereby allowing characters to be written at any time to any screen position without moving the cursor to that position, thus not affecting the current cursor position.

Note: DO\$FNC6A, DO\$FNC6B, and DO\$FNC6C refer to DOS function 6, subfunctions 10, 11, and 12. Subfunction 12 exists only on the 3800. Upon entry to this subfunction, no registers are used; upon exit, all registers are preserved except BC. The following bits reflect the following conditions for the B register:

0	Display Key down
1	Keyboard Key down
2	Keyboard character ready
3	Last key pressed is still down

The following bits indicate the following conditions for the C register:

0	F1 Key is down
1	F2 Key is down
2	F3 Key is down
3	F4 Key is down
4	F5 Key is down
5	Restart Key is down
6	Attention Key is down
7	Interrupt Key is down

A routine called \$KEYCHAR at location 0170055 is essentially the same as DOS function 6, subfunction 2, except that it will not position the cursor to DE. The routine only modifies the H, L, and A registers. This allows complete separation of KEYIN and DISPLAY functions. These two routines use a keyboard translation table (SEKTRAN) for all characters received via the keyboard. Cursor blinking is considered a display operation.

2.4 Cursor Manipulation

The following sections deal with ROM subroutines which may be used to control the flashing cursor. The cursor on the 3800 will not flash on its own. Routines are available to flash the cursor on or off (see below). In order to keep it flashing, these routines must be called continually by an interrupt driven routine or a subroutine call in your loop. For example, the DOS KEYIN\$ routine contains a call to the blink routine in the loop which waits for a character.

2.4.1 Character Used for a Cursor

Location SECCHAR (0167644) contains the character which is to be used as a cursor. This is normally set to a binary zero, but may be changed by user-programs to any character desired. Note that modification of this location should only be done when either cursor blinking is off, or after D\$CURSES has been called. Also, at location SECHIDE (0167643) is the character which is being hidden by the cursor at the current cursor position. This character is blinked alternately with the cursor character. This location should not be modified by user programs.

2.4.2 Turning the Cursor on and Off

The routine D\$CURSES (0170102) is used to temporarily turn off the cursor so that the line in memory containing the cursor can be manipulated freely. D\$BLINKDE (0170105) will cause the cursor to move to and blink at the cursor position contained in DE. D\$BLINK (0170110) causes the cursor to blink at the current cursor position. If the user desires the cursor to continually flash, he must continually call one of these BLINK routines. Note that if the cursor is blinked at an illegal cursor position, the cursor will be blinked, but will not be visible on the screen.

2.5 Converting Cursor Positions to Memory Locations

The routine D\$CBL (0170077) changes a standard cursor position in DE to the physical memory location of that position in HL. This routine destroys only the contents of the A register. Note: This routine only changes the address specified in DE to a physical memory location returned in HL, but does not actually position the cursor. If the cursor position in DE is off the screen, the CARRY flag will be returned true, otherwise, return will be made with CARRY false.

2.6 Keyboard/Display Initialization

The following routines allow user programs to initialize values used by the 3800 keyboard/display.

2.6.1 Initializing Values

\$KBDSINI (0170060) causes the entire keyboard and display system to be reinitialized. All values will be set to their normal defaults, and the POR character set and Keyboard Translate Table will be reloaded. \$DSPINIT (0170066) causes only the display pointers and values to be reinitialized. The keyboard translate table is located at 0156000 (SEKTRAN) and is 128 bytes long.

2.6.2 Loading the Character Set

A routine is available (\$CHARLOD at 0170063) to load the 3800 character set. The contents of all registers except X are destroyed. On entry, HL points to a character set table consisting of some number of five or six byte entries. The first byte, if present, has its sign bit set. The other seven bits contain the number of the character whose pattern follows. The other five bytes contain the five scan columns of the character pattern from left to right. Bits 6-0 of each byte contain the 7 scan rows of the character pattern from top to bottom. If the first byte of an entry is absent, the character number in B is used. B is incremented after each character is loaded. The end of the list is indicated by a value of 0200. To load the pattern for the character value 0, the B register must have been initialized to 0, and the first byte of the list will not be present (since a 0200 terminates the list).

APPENDIX B
AUDIO CHANNEL USAGE
PROGRAMMABLE BEEP AND CLICK
(3810/3815/3820 Only)

CHAPTER 1. PROGRAMMABLE BEEP AND CLICK

1.1 Introduction

The Datapoint 3800 contains a built in, externally programmable audio channel, composed of a digital-to-analog (D/A) converter in which digital information in memory is converted to analog voltages and fed to a built in speaker.

With this facility the user may program the Click and Beep as desired, including varying the pitch and loudness of these sounds.

1.2 Audio Channel Control

The audio channel is used by pointing a register pair at the string to be transmitted to the audio channel and executing a specified instruction. Note that all audio channel instructions must be executed from system mode; their descriptions follow:

ACDO — op codes: < pair >, 0151

This executes the string pointed to by the register pair. If another string is currently being executed, ACDO instruction will be ignored. < pair > is the register pair being used as pointers to a string location in memory; it may be 0176 for HL, 0174 for DE, 062 for BC, or 022 for XA.

ACDOO — op codes: < pair >, 0153

This instruction is the same as ACDO except that the string pointed to is forced into execution; if another audio command is in progress it will be terminated and the new string executed. Warning: if this instruction is executed too frequently, no sounds at all will be heard.

EX BEEP — op code: 0151

This is the standard BEEP as used on the 5500. It uses a string found at location 0167510 in system RAM, which implies that the user may change the sound of "BEEP" if desired.

EX CLICK — op code: 0153

The standard CLICK heard on the 5500. The string for this sound follows the string for a BEEP in RAM.

CLICKR — op codes: 0111, 0153

This is the same as EX CLICK but no RAM reference is used. CLICKR is used when a click is needed but possibly bad RAM locations must not be referenced.

1.3 Audio String Considerations

Once an audio instruction —ACDO, ACDOO, BEEP, CLICK, or CLICKR — is given, string execution begins. If the sign bit of the current byte is not set, the value of

the string is simply sent to the D/A converter. If the sign bit is set, a control code is present. Note that bit 6 of all bytes is not used and should be set to zero; it follows that all string values lie in the range of 0 to 077 (octal).

Octal 040 is the zero voltage level. Any value less than 040 sends a negative voltage to the speaker and any value above 040 (but less than or equal to 077) sends a positive value to the speaker.

Every 100 microseconds a new value is sent to the speaker until a control code stops the audio channel. This 100 microsecond rate constitutes a 10 KHz sample rate for a 5 KHz maximum frequency. If the code to be executed following the control code is a simple value to be sent to the D/A converter, both the control code and the string value will be executed in the 100 **us** time window.

In addition, there are 8 registers which may be used as desired. They are referenced through user programs or the audio channel string, or both. The string may execute functions to set a register or decrement it.

These registers are located at SEACCNT (0167540); each is one byte long. A special flag, located at SEACFLG (0167537), is set to zero upon execution of the terminator byte of the string (0200). This byte may be set to a non-zero value before execution of the string, and the user program may then test it and when it becomes zero, string execution is complete.

1.4 Audio Control Codes

- 0200 Stop execution of the string (terminator).
- 0210 Jump to the location specified by the next two bytes as LSB and MSB. Continue execution from this new location.
- 022n Decrement counter n and if not zero skip forward by the value specified in the next byte.
- 023n Decrement counter n by 1 and if result is not zero skip backward by the value specified in the next byte.
- 024n Load counter n with the following byte value. Note that this code, along with 022n and 023n, allows looping.
- 025n Load attenuation (0 - 3). This selects the volume, where n is 0 to 3. Note that loudnesses 0 and 1 sound almost the same; the range of volumes is therefore: 0 or 1 = loud; 2 = louder; 3 = loudest.
- 0260 Set SEACFLG to the following byte value.
- 0270 Stop string execution without zeroing SEACFLG.

APPENDIX C 3800 SERIAL INTERFACE MODULE

CHAPTER 1. COMMUNICATIONS MODULE

1.1 INTRODUCTION

The serial communications module within the 3800 processor -- referred to as the Internal Communications Adapter or ICA -- permits full duplex communications under SDLC, BISYNC, general synchronous and asynchronous line disciplines.

The ICA includes circular buffers for both the transmitter and receiver, as well as special instructions to initialize the module, move data in and out of the buffers, and handle modem and automatic call unit control and status signals. Since interface to the module is similar in all four modes, the following description consists of a section high-lighting the commonalities followed by sections describing each of the modes in detail.

1.2 FEATURES COMMON TO ALL MODES

1.2.1 Transmit Buffer

The transmit buffer is a 256 byte portion of memory extending from SYSCOM (0157000) to SYSCOM + 0376. Although special buffer handling instructions make detailed knowledge of the operation of the buffer unnecessary to the programmer, the following information is provided as an aid to understanding.

All programs which use the ICA must initialize the ICA transmit buffer to zeroes. This will ensure that any status bytes in the transmit buffer do not give an erroneous status indication.

The buffer is organized as 128 characters interleaved with 128 status bytes. SYSCOM + I contains the status byte associated with the character at SYSCOM, SYSCOM + 3 contains the status byte associated with the character at SYSCOM + 2, etc.

Upon initialization (by the SISTART instruction) the transmitter's internal buffer pointer is positioned to the first status byte, at SYSCOM + 1. The transmitter waits for the status byte to become non-zero as an indication that a character is available for transmission. (The action taken by the transmitter if a character is not available varies with the mode. Also, in some modes additional information about special handling of the character is conveyed to the transmitter through the status byte.)

When a character is available the transmitter accepts it, sets the status byte to zero (indicating readiness for a new character/status pair in that buffer position), increments its internal buffer pointer to the next status location, and starts transmitting the character. When transmission of the character is complete the procedure described above is repeated.

This sequence continues as the transmitter works its way through the buffer until it finds an available character at

SYSCOM + 0376 at which point, since the buffer is circular, it sets its internal buffer pointer to SYSCOM + I for another pass through the buffer.

1.3 TRANSMIT BUFFER INSTRUCTIONS

1.3.1 Serial Interface OUT - SIOUT (062 167)

Moves the contents of the A register into the transmit buffer. Sets TZ status if transmit buffer is full. Condition flags are all altered.

Upon initialization (by the SISTART instruction) an internal buffer pointer is positioned to the first status byte in the transmit buffer. When an SIOUT instruction is executed this status byte is tested. If the status is zero the contents of the A register are placed in the character location associated with the internal pointer, a 001 byte is placed in the status location following, and the internal pointer is positioned to the next status byte. If the status byte is non-zero TRUE ZERO processor status is set and no further action is taken.

1.3.2 Serial Interface Multiple OUT - SIMOUT (113 167)

Moves the number of characters specified in the C register from the field pointed to by HL into the transmit buffer. Sets TZ status if transmit buffer is full. Condition flags are all altered.

Entry: HL=location of first character
 C=number of characters to move
Exit: IF TZ;
 HL=location past last character moved
 C=entry value minus number of characters
 moved
 IF FZ;
 HL=location past last character moved
 C=zero

1.3.3 Serial Interface Control OUT - SICOUT (167)

This instruction is identical to SIOUT except that it places an 003 byte, rather than an 001 byte in the transmit buffer status location. SICOUT conveys to the transmitter that this character requires special handling, the nature of which varies from mode to mode.

1.3.4 Serial Interface Control

Multiple OUT - SICMOUT (111 167)

This instruction bears the same relationship to SIMOUT that SICOUT bears to SIOUT.

1.4 RECEIVE BUFFER

The receive buffer is a 256 byte portion of memory extending from SYSCOM + 0400 to SYSCOM + 0777. Although special buffer handling instructions make detailed knowledge of the operation of the buffer unnecessary to the programmer, the following information is provided as an aid to understanding.

All programs which use the ICA must initialize the ICA receive buffer to zeroes, to ensure that any status bytes in the receive buffer do not give an erroneous status indication.

The buffer is organized as 128 characters interleaved with 128 status bytes. SYSCOM+0401 contains the status byte associated with the character at SYSCOM + 400, SYSCOM + 0403 contains the status byte associated with the character at SYSCOM+0402, etc.

Upon initialization (by the SISTART instruction) the receiver's internal buffer pointer is positioned to the first character, at SYSCOM + 0400. When a character is received the receiver places the character in the buffer location pointed to by its internal pointer, increments the pointer to the next location, places a non-zero status byte in that location, and increments the pointer to the next location. (In some modes the status byte contains not only a "ready" bit but additional information about any special significance of the associated character.)

This procedure is repeated for each character received until the receiver places the character/status pair in SYSCOM + 0776/SYSCOM + 0777, at which point, since the buffer is circular, it positions its internal pointer to SYSCOM+0400 for another pass through the buffer.

Note that the receiver does not check for an over-run condition: that is, it places a character/status pair in the buffer without checking to see if the pair that was already there has been taken and the status byte set to zero. Thus it is the responsibility of the programmer to see that he never "gets behind" the receiver by more than 128 characters.

1.5 RECEIVE BUFFER INSTRUCTIONS

1.5.1 Serial Interface IN - SIIN (163)

Moves one character from the receive buffer to the A register. Sets TZ if buffer is empty. Sets TS and TP in some modes. Condition flags are all altered.

Upon initialization (by an SISTART instruction) an internal buffer pointer is positioned to the first status byte in the receive buffer. When an SIIN instruction is executed the status byte is tested and used to set the condition flags. If the byte is non-zero the associated character is placed in the A register. If the byte is zero no action is taken.

1.5.2 Serial Interface Multiple IN - SIMIN (062 163)

Moves the number of characters specified in the C register from the receive buffer to the field pointed to by HL. Sets TZ if buffer is empty. Sets TS and TP in some modes. Condition flags are all altered.

Entry: HL = location of first destination character
 C = number of character to move

Exit: IF TZ OR TS
 HL = location past last character moved
 C = entry value minus number of characters moved
 IF FZ AND FS
 HL = location past last character moved
 C = zero

1.6 COMMUNICATIONS INITIALIZATION INSTRUCTIONS

1.6.1 Serial Interface START - SISTART (165)

Transmit and receive buffers must be zeroed before command executes. This instruction is used to select a mode (SDLC, BISYNC, GENERALIZED SYNCHRONOUS, ASYNCHRONOUS) or deselect all modes (disable the module). The selection is controlled by the contents of the A register. Some modes also require additional information to be supplied in the B register.

The internal pointers used by the transmitter, receiver, and buffer handling instructions are initialized, the transmitter output is set to MARKing, and the receiver is conditioned to look for whatever starting condition the mode requires (SYN character, START ELEMENT, etc.).

Note that the communications module may be completely disabled and the transmitter output held MARKing by executing an SISTART instruction with 000 in the A register.

1.6.2 Serial Interface SYNChronize - SISYNC (111 165)

This instruction conditions the receiver to look for whatever starting condition the mode requires (SYN character, START ELEMENT, etc.).

1.7 MODEM AND ACU INSTRUCTIONS

1.7.1 Serial Interface MODem IN - SIMODIN (161)

Returns the modem status signals in the A register:
BIT
0 = 0
1 = 0
2 = 0
3 = CLEAR TO SEND
4 = DATA SET READY
5 = RECEIVED LINE SIGNAL DETECTOR
6 = RING INDICATOR
7 = 0

Sets True Zero if transmit buffer is empty. Sets True Carry if in SDLC mode activity has occurred on the receiver input since the last execution of an SIMODIN instruction. All condition flags are altered.

BIT 3 -- CLEAR TO SEND: When this bit is a 1 the modem's CLEAR To Send status line is "ON". Clear To Send must be "ON" to enable the transmitter; when it is "OFF" the transmitter will not accept characters from the transmit buffer.

BIT 4 -- DATA SET READY: When this bit is a 1 the modem's Data Set Ready status line is "ON", indicating that the modem is connected to a communication channel, the modem is not in test, talk, or dial mode, and any modem timing functions or answer tone transmissions are complete. The communications module takes no action based on this signal.

BIT 5 -- RECEIVED LINE SIGNAL DETECTOR: When this bit is a 1 the modem's Received Line Signal Detector status line is "ON", indicating that the modem is receiving a signal which meets its suitability criteria. This signal must be 'on' to enable the receiver. If it is off, the receiver will not accept data on the receive communications channel.

BIT 6 -- RING INDICATOR: When this bit is a 1 the modem's Ring Indicator status line is "ON", indicating that a ringing signal is being received on the communications channel. This signal is typically "ON" for about 2 seconds and "OFF" for about 4 seconds during ringing. The communications module takes no action based on this signal.

NOTE: See EIA Standard RS-232-C and/or the manual for your modem for more detailed information on the above mentioned status signals.

1.7.2 Serial Interface MODem OUT - SIMODOUT (062 161)

Sets the modem control signals according to the A register:

BIT
0 = REQUEST TO SEND
1 = DATA TERMINAL READY
2 = 0
3 = NEW SYNC/RATE SELECT
4 = BRAKE/SPARE
5 = 0
6 = 0
7 = 0

BIT 0 -- REQUEST TO SEND: Setting this bit to a 1 turns the modem's Request To Send control signal "ON" and is used to condition the modem for data transmission and, on half duplex channels, to control direction of data transmission. Request To Send must be "ON" to enable the transmitter; when it is "OFF" the transmitter output is held MARKing.

BIT 1 -- DATA TERMINAL READY: Setting this bit to a 1 turns the modem's Data Terminal Ready control signal "ON" and is used to control switching of the modem to the communications channel. Data Terminal Ready must be "ON" to enable the transmitter; when it is "OFF" the transmitter output is held MARKing.

BIT 3 -- NEW SYNC/RATE SELECT: This bit serves either one of two functions, depending on the type of modem being used.

NEW SYNC: Setting this bit to a 1 turns the modem's New Sync control signal "ON". This signal is used with some types of synchronous modems when communicating with several different remote modems on a common communications channel. It causes no action in the communications module.

RATE SELECT: Setting this bit to a 1 turns the modem's Data Signal Rate Selector control signal "ON". This signal is used to select between two data signaling rates in some dual rate synchronous modems and to select between two ranges of data signaling rates in some asynchronous modems. It causes no action in the communications module.

BIT 4 -- BREAK: Setting this bit to a 1 forces the transmitter output SPACING to provide the BREAK function used in some asynchronous systems. Note that any characters present in the transmit buffer when this bit is turned on may be garbled or lost! It causes no action in the communications module.

NOTE: See EIA Standard RS-232-C and/or the manual for your modem for more detailed information on the above mentioned control signals.

1.7.3 Serial Interface ACU IN - SIACUIN (111 161)

Returns the ACU (Automatic Calling Unit) or supplementary modem status signals in the A register:

BIT	ACU USAGE/SUPPLEMENTARY MODEM USAGE
0	= PRESENT NEXT DIGIT/SECONDARY SIGNAL DETECT
1	= DATA LINE OCCUPIED/SECONDARY CLEAR TO SEND
2	= CALL ORIGINATION STATUS/SECONDARY RECEIVED DATA
3	= ABANDON CALL AND RETRY/SIGNAL QUALITY DETECTOR
4	= SPARE
5	= POWER INDICATION
6	= 0
7	= 0

1.7.3.1 ACU USAGE

BIT 0 -- PRESENT NEXT DIGIT: When this bit is a 1 the ACU's Present Next Digit status signal is "ON", indicating that the ACU is ready to accept the next digit. The communications module takes no action based on this signal.

BIT 1 -- DATA LINE OCCUPIED: When this bit is a 1 the ACU's Data Line Occupied status signal is "ON", indicating that the communications channel is in use. When Data Line Occupied is "OFF" a call may be originated provided that Power Indicator is "ON". The communication module takes no action based on this signal.

BIT 2 -- CALL ORIGINATION STATUS: When this bit is a 1 the ACU's Call Origination Status status signal is "ON", indicating that the ACU has completed its call origination functions and transferred control of the communications channel to the modem. The communications module takes no action based on this signal.

BIT 3 -- ABANDON CALL AND RETRY: When this bit is a 1 the ACU's Abandon Call and Retry status signal is "ON", indicating that there is a high probability that the connection to the remote modem cannot be successfully be established. The communications module takes no action based on this signal.

BIT 5 -- POWER INDICATION: When this bit is a 1 the ACU's Power Indication status signal is "ON", indicating that power is available to the ACU. The communications module takes no action based on this signal.

NOTE: See EIA Standard RS-366 and/or the manual for your automatic calling equipment for more information on the above mentioned status signals.

1.7.3.2 SUPPLEMENTARY MODEM USAGE

BIT 0 -- SECONDARY SIGNAL DETECT: This bit is equivalent to SIGNAL DETECT, SIMODIN bit 5, except that it indicates the proper reception of a secondary channel received line signal. The communications module takes no action based on this signal.

BIT 1 -- SECONDARY CLEAR TO SEND: This bit is equivalent to CLEAR TO SEND, SIMODIN BIT 3, except that it indicates the availability of the secondary channel instead of indicating the availability of the primary channel. The communications module takes no action based on this signal.

BIT 2 -- SECONDARY RECEIVED DATA: Data received on secondary channel. The communications module takes no action based on this signal.

BIT 3 -- SIGNAL QUALITY DETECTOR: When this bit is a 1 the modem is indicating that there is no reason to believe that an error has occurred. When it is a 0 the modem is indicating that there is a high probability of an error. The communications module takes no action based on this signal.

NOTE: See EIA Standard RS-232-C and/or the manual for your modem for more detailed information on the above mentioned control signals.

1.7.4 Serial Interface ACU OUT-SIACUOUT (113 161)

Sets the ACU or supplementary modem control signals according to the A register:

BIT	ACU USAGE/SUPPLEMENTARY MODEM USAGE
0	= DIGIT 1
1	= DIGIT 2
2	= DIGIT 4
3	= DIGIT 8
4	= DIGIT PRESENT/SECONDARY TRANSMITTED DATA
5	= CALL REQUEST/SECONDARY REQUEST TO SEND
6	= 0
7	= 0

1.7.4.1 ACU USAGE:

BITS 0,1,2,&3 -- DIGIT 1,2,4,&8: Setting any of these bits to a one turns the corresponding ACU Digit Signal Circuit control signal "ON". These signals are used to pass digits (in BCD) and control information (014 for EON, or End Of Number, and 015 for SEP, or SEParator) to the ACU. These signals cause no action in the communications module.

BIT 4 -- DIGIT PRESENT: Setting this bit to a 1 turns the ACU's Digit Present control signal "ON", indicating to the ACU that it may read the code on the Digit Signal Circuits. This signal causes no action in the communications module.

BIT 5 -- CALL REQUEST: Setting this bit to a 1 turns the ACU's Call Request control signal "ON". It is used to request the ACU to originate a call and to hold the connection until Call Origination Status comes on. It causes no action in the communications module.

NOTE: See EIA Standard RS-366 and/or the manual for your automatic calling equipment for more information on the above mentioned status signals.

1.7.4.2 SUPPLEMENTARY MODEM USAGE:

BIT 4 -- SECONDARY TRANSMITTED DATA: This bit is used to send data on the secondary channel. It causes no action in the communications module.

BIT 5 -- SECONDARY REQUEST TO SEND: This bit is equivalent to REQUEST TO SEND, SIMODOUT BIT 0, except that it requests the establishment of the secondary channel instead of requesting the establishment of the primary channel. It causes no action in the communications module.

NOTE: See EIA Standard RS-232-C and/or the manual for your modem for more detailed information on the above mentioned control signals.

1.8 SDLC MODE

1.8.1 Initialization of SDLC Mode

Initialization of SDLC Mode is accomplished by executing the SISTART instruction with the A register

containing either 003 ("ADDRESS DETECT" disabled) or 013 ("ADDRESS DETECT" enabled).

1.8.2 SDLC Receive

In SDLC mode the receiver deletes inserted zeros, detects FLAGs and ABORT sequences, and checks CRC.

Execution of an SISTART or an SISYNC Instruction conditions the receiver to look for a FLAG (01111110) followed by either a non-FLAG ("ADDRESS DETECT" disabled) or a character matching the address set in the address switches ("ADDRESS DETECT" enabled). (Note that an 0377 address byte, the SDLC 'broadcast' address, is recognized as well as the address set in the address switches.) The first character placed in the receive buffer is the one following the FLAG. The status byte associated with this character, and all other characters until the end of the FRAME is detected, is 001. The end of the FRAME is recognized when another FLAG or an ABORT sequence (a zero followed by seven ones) is received.

If the FRAME is terminated with a FLAG the receiver checks the received CRC against the calculated CRC. If the two CRCs match, a 0176 character and an 0301 byte are placed in the receive buffer. The 0301 status indicates an end of FRAME with good CRC and will cause an SIMIN instruction to terminate and either an SIIN Or an SIMIN instruction to set TS (end of FRAME) and TP (good CRC). If the two CRC bytes do not match, a 0176 character and a 0201 status byte are placed in the receive buffer. The 0201 status indicates an end of FRAME with bad CRC and will cause an SIMIN instruction to terminate and either an SIIN Or an SIMIN instruction to set TS (end of FRAME) and FP (bad CRC).

If the FRAME is terminated by an ABORT sequence a 0177 character and an 0201 status byte are placed in the receive buffer. The 0201 status indicates the end of a bad FRAME and will cause an SIMIN instruction to terminate and either an SIIN or an SIMIN instruction to set TS (end of FRAME) and FP (bad CRC).

1.8.3 SDLC Transmit

In SDLC mode the transmitter does zero-insertion as required to prevent data characters from looking like FLAGs or ABORT sequences and calculates the CRC.

After initialization (by an SISTART instruction) the transmitter sends MARKs until a character is available in the transmit buffer. The first character placed in the transmit buffer should be a FLAG (0176) with a 003 status byte (this may be accomplished by executing an SICOUT instruction with 0176 in the A register). The 003 status causes the transmitter to send the FLAG without zero-insertion and to initialize the CRC. After sending this FLAG, if there is no character available in the transmit buffer the transmitter will continue to send FLAGs (and keep the CRC initialized) until a character becomes available. Data characters should be placed in the transmit buffer with an 001 status byte (this may be accomplished using the SIOUT or SIMOUT instructions). The 001

status causes the transmitter to send the characters with zero-insertion and to consider a FRAME to be in progress.

Once a FRAME is in progress, a FLAG character with an 003 status will cause transmission of a FLAG preceded by the calculated CRC. The CRC is then initialized and the transmitter considers the FRAME terminated. If, while a FRAME is in progress, the transmitter finds an 003 status associated with any character other than a FLAG it sends eight ones (an ABORT pattern) and considers the FRAME terminated.

The action taken by the transmitter when no character is available in the transmit buffer depends on whether or not a FRAME is in progress. If a FRAME is in progress the transmitter sends eight ones and terminates the FRAME. If no FRAME is in progress the transmitter repeats the last eight bits it sent (either a FLAG or eight ones).

1.9 BISYNC MODE

1.9.1 Initialization of BISYNC Mode

Initialization of BISYNC mode is accomplished by executing the SISTART instruction with the A register containing either an 001 ("SYN STRIPPING" disabled) or an 011 ("SYN STRIPPING" enabled).

1.9.2 BISYNC Receive

In BISYNC mode the receiver performs character synchronization and checks CRC under control of the EBCDIC characters SYN, SOH, STX, ETX, ETB, ITB, ENQ, and DLE. Handling of transparency is also provided, including optionally stripping out DLE-SYN pairs.

Execution of an SISTART or SISYNC instruction conditions the receiver to look for two successive SYN characters to establish character synchronization. The first SYN received when establishing character synchronization is never placed in the receive buffer; the second SYN, and any SYNs following the second (including any SYNs imbedded in the block), are placed in the receive buffer only if "SYN STRIPPING" is disabled: i.e. only if the SISTART instruction used 001 in the A register.

Once character synchronization is achieved, each received character is placed in the receive buffer with an 001 status byte.

CRC accumulation begins after receipt of an SOH, an STX, or a DLE-STX pair. Once the accumulation has begun it continues until receipt of an ITB, an ETB, an ETX, or an ENQ (if the CRC accumulation was started by a DLE-STX pair, indicating transparency, the aforementioned ending characters must be preceded by a DLE).

If the ending character is an ENQ the ENQ is placed in the receive buffer with an 0201 status byte and the receiver will revert to looking for two successive SYNs. The 0201 status indicates the end of a bad block and will cause an SIMIN instruction to terminate and an SIIN or SIMIN instruction to set TS (end of block) and FP (bad CTC).

If the ending character is an ETB or an ETX it is placed in the receive buffer with an 00I status byte, the next character (first CRC character) is received and placed in the receive buffer with an 00I status byte, and then the next character (second CRC character) is received and placed in the receive buffer with an 030I or an 020I status byte (depending on whether the received CRC was good or bad) and the receiver reverts to looking for two successive SYNs. The 030I status indicates the end of a block with good CRC and will cause an SIMIN instruction to terminate and an SIIN or SIMIN instruction to set TS (end of block) and TP (good CRC).

If the ending character is an ITB it is treated the same as an ETB or ETX except that the receiver remains in character synchronization; i.e. it does not require two successive SYNs to continue.

Note that when transparency is in effect both characters of a DLE-SYN pair will be either placed in the buffer or ignored depending on whether or not "SYN STRIPPING" is enabled.

1.9.3 BISYNC Transmit

In BISYNC mode the transmitter calculates and sends the CRC under control of the EBCDIC characters SYN, SOH, STX, ETX, ETB, ITB, ENQ, and DLE. Handling of transparency is also provided, including conversion of DLEs to DLE-DLE pairs and fill with DLE-SYN pairs.

Use of the EBCDIC control characters is as described for BISYNC RECEIVE. Except when using transparency all characters may be placed in the transmit buffer using the SIOUT or SIMOUT instructions. When using transparency an 020 (DLE) character sent as a transparent data character must be transmitted as a DLE-DLE pair. A DLE character with a 00I status byte in the transmit buffer will be transmitted as such a pair. In order to send a single DLE as a control character, preceding an ETB for instance, the associated status byte must be 003. This can be accomplished using the SICOUT instruction.

1.10 GENERALIZED SYNCHRONOUS MODE

1.10.1 Initializing GENSYNC Mode

Initialization of GENSYNC mode is accomplished by executing an SISTART instruction with the A register contents as follows:

BIT

0 = 0
1 = 1
2 = 0
3 = 0 for "SYN STRIPPING" disabled;
I for "SYN STRIPPING" enabled.
4 = 0
5,6,7 = L where L=8 - number of bits per character

NOTE: If Bit 3 is set to I to enable SYN stripping, this will also strip the LRC if it happens to be a SYN character.

In addition, the B register must contain the SYN character to be used for character synchronization. If the characters are less than eight bits long this character must be right (least significant bit) justified with the unused high-order bits set to zero.

1.10.2 GENSYNC Receive

In GENSYNC mode the receiver performs only character synchronization.

Execution of an SISTART or SISYNC instruction conditions the receiver to look for two successive SYN characters to establish character synchronization. The first SYN received when establishing character synchronization is never placed in the receive buffer; the second SYN, and any SYNs following the second (including any SYNs imbedded in the block), are placed in the receive buffer only if "SYN STRIPPING" is disabled. Once character synchronization is achieved, each received character is placed in the receive buffer with an 00I status byte. If the characters are less than eight bits long they are placed in the receive buffer right justified with the unused high order bits set to zero.

1.10.3 GENSYNC Transmit

In GENSYNC mode the transmitter provides only fill with SYN characters.

Any time the transmitter is ready for a new character and none is available in the transmit buffer it sends the SYN code specified by the SISTART instruction. There is no distinction in GENSYNC mode between SIOUT and SICOUT or between SIMOUT and SICMOUT.

1.11 ASYNCHRONOUS MODE

1.11.1 Initializing ASYNC Mode

Initialization of ASYNC mode is accomplished by executing an SISTART instruction with the contents of the A register as follows:

BIT

0,I = 00 for I stop element per character; 01 for 1.5; 10 for 2
2 = 1
3 = 0
4 = 0
5,6,7 = L where L=8 - number of bits per character

In addition, the B register must contain a speed control value which will be used to divide the speed selected by the baud rate jumpers. This value may be anything from 1 to 127. For example, if the transmit and receive baud rate jumpers are set to 1200 baud, executing SISTART with 001 in the B register gives 1200 baud operation while executing SISTART with 004 in the B register gives 300 baud operation. Similarly, if the transmit baud rate jumper is set to 4800 baud and the receive baud rate jumper is set to 1200 baud, executing SISTART with 004 in the B register gives 1200 baud transmit and 300 baud receive operation.
RATE = (JUMPER RATE)/(VALUE IN B)

1.11.2 ASYNC Receive

In ASYNC mode the receiver provides start element and framing error (first stop element SPACEing) detection.

Executing an SISTART or an SISYNC instruction conditions the receiver to look for a start element. After finding a valid start element the receiver clocks in the number of bits specified in the SISTART instruction and then checks the first stop element for a MARK. The received character is placed (right justified with the unused high order bits set to zero) in the receive buffer with a status byte of 001 (if the first stop element is a MARK) or 0201 (if the first stop element is a SPACE). The 0201

status will cause a SIMIN instruction to terminate and a SIIN or SIMIN instruction to set TS (framing error).

Note that a continuously SPACEing line (a BREAK condition) will result in reception of continuous all zero characters with framing errors.

1.11.3 ASYNC Transmit

In ASYNC mode the transmitter provides for insertion of start and stop elements.

Any time the transmitter is ready for a new character and none is available in the transmit buffer it sends MARKs. There is no distinction in ASYNC mode between SIOUT and SICOUT or between SIMOUT and SICMOUT.

SERIAL INTERFACE CONNECTOR PIN ASSIGNMENTS

EIA CKT	DESCRIPTION	SOFTWARE	PIN
AA	PROTECTIVE GROUND		1,37
AB	SIGNAL GROUND		7,27,33,36
BA	TRANSMITTED DATA		2
BB	RECEIVED DATA		3
CA	REQUEST TO SEND	SIMODOUT BIT 0	4
CB	CLEAR TO SEND	SIMODIN BIT 3	5
CC	DATA SET READY	SIMODIN BIT 4	6
CD	DATA TERMINAL READY	SIMODIN BIT 1	20
CE	RING INDICATOR	SIMODIN BIT 6	22
CF	RECEIVED LINE SIGNAL DETECTOR	SIMODIN BIT 5	8
CG **	SIGNAL QUALITY DETECTOR	SIACUIN BIT 3	21
CH/CI	RATE SELECT/NEW SYNC	SIMODOUT BIT 3	23
DA	TRANSMIT CLOCK FROM DTE		24
DB	TRANSMIT CLOCK FORM DCE		15
DD	RECEIVE CLOCK TO DTE		17
CRQ *	CALL REQUEST	SIACUOUT BIT 5	19
PWI	ACU POWER INDICATION	SIACUIN BIT 4	28
DLO	DATA LINE OCCUPIED	SIACUIN BIT 1	13
COS	CALL ORIGINATION STATUS	SINACUIN BIT 2	16
ACR *	ABANDON CALL AND RETRY	SIACUIN BIT 3	21
NBI *	DIGIT 1	SIACUOUT BIT 0	29
NB2 *	DIGIT 2	SIACUOUT BIT 1	30
NB4 *	DIGIT 4	SIACUOUT BIT 2	31
NB8 *	DIGIT 8	SIACUOUT BIT 3	32
PND *	PRESENT NEXT DIGIT	SIACUIN BIT 0	12
DPR *	DIGIT PRESENT	SIACUOUT BIT 4	14
SBA **	SECONDARY TRANSMITTED DATA	SIACUOUT BIT 4	14
SBB **	SECONDARY RECEIVED DATA	SIACUIN BIT 2	16
SCA **	SECONDARY REQUEST TO SEND	SIACUOUT BIT 5	19
SCB **	SECONDARY CLEAR TO SEND	SIACUIN BIT 1	13
SCF **	SECONDARY RECEIVED LINE SIGNAL	SIACUIN BIT 0	12
	INTERNAL RECEIVE CLOCK GENERATOR		34
	INTERNAL TRANSMIT CLOCK GENERATOR		35
	AUDIO OUT GND		25
	AUDIO OUT (600 OHMS)		26
	RESERVED		9,10
	SPARE INPUT	SIACUIN BIT 5	11
	SPARE OUTPUT/BREAK	SIMODOUT BIT 4	18

* ACU USAGE

** SUPPLEMENTARY MODEM USAGE

APPENDIX D
TABLE OF TIMINGS FOR INSTRUCTION SET

Instruction Category	Instruction	3810/3815/3820	3812/3817/3822
LOADS & STORES - BYTE	L(rd) (rs)	2.65	2.55
	L(rd)M	5.00	4.25
	L(rd)M (rp)	6.95	6.70
	L(r) data	4.05	3.55
	LM(rs)	4.65	4.00
	LM(rs) (rp)	6.60	6.35
	PL (rd),(loc)	6.35	5.60
	PS (rd),(loc)	5.70	4.90
	INFO	5.60	5.45
	INFOx	6.15	6.05
LOADS & STORES - WORDS	DL HL,HL	7.00	6.45
	DL DE,HL	7.00	6.45
	DL BC,HL	9.80	9.25
	DL (rp),BC	8.95	8.40
	DL (rp),DE	9.10	8.55
	DS DE,HL	6.60	6.05
	DS BC,HL	9.40	9.25
	DS (rp),BC	8.55	8.40
	DS (rp),DE	8.70	8.55
	DPL (rp),loc	10.05	8.85
	DPLR (rp),loc	10.05	8.85
	DPS (rp),loc	9.15	8.15
	DPSR (rp),loc	9.15	8.15
	REGS	21.60	20.70
	REGL	19.15	15.65
PUSH & POP - STACK	PUSH	7.70	7.15
	PUSH (rp)	9.45	8.90
	PUSH (loc)	10.70	8.90
	POP	7.45	6.80
	POP (rp)	9.20	8.10
	STKS	2.35+(N*9.50)	2.40+(N*8.80)
	STKL	4.45+(N*10.60)	4.50+(N*9.20)
ARITHMETIC - BYTE	AD (rs)	3.80	3.70
	AD (rs)(rd)	5.90	5.80
	ADM	5.85	5.55
	ADM (rd)	7.95	7.60
	AD data	5.30	4.80
	AD (r) data	7.40	6.90
	AC (rs)	4.25	4.15
	AC (rs)(rd)	6.35	6.25
	ACM	6.30	6.00
	ACM (rd)	6.30	8.05
	AC data	5.75	5.25
	AC (r) data	7.85	7.35
	SU (rs)	3.80	3.70
	SU (rs)(rd)	5.90	5.80
	SUM	5.85	5.55
	SUM (rd)	7.95	7.60
	SU data	5.30	4.80
	SU (r) data	7.40	6.90
	SB (rs)	4.25	4.15
	SB (rs)(rd)	6.35	6.25
	SBM	6.30	6.00
	SBM (rd)	3.60	6.00

Instruction Category	Instruction	3810/3815/3820	3812/3817/3822
	SB data	5.75	5.25
	SB (r) data	7.85	7.35
	ND (rs)	3.80	3.70
	ND (rs)(rd)	5.90	5.80
	NDM	5.85	5.55
	NDM (rd)	7.95	7.60
	ND data	5.30	4.80
	ND (r) data	7.40	6.90
	XR (rs)	3.80	3.70
	XR (rs)(rd)	5.90	5.80
	XRM	5.85	5.55
	XRM (rd)	7.95	5.55
	XR data	5.30	4.80
	XR (r) data	7.40	6.90
	OR (rs)	3.80	3.70
	OR (rs)(rd)	5.90	5.80
	ORM	5.85	5.55
	ORM (rd)	7.95	7.60
	OR data	5.30	4.80
	OR (r) data	7.40	6.90
	CP (rs)	3.80	3.70
	CP (rs)(rd)	5.90	5.80
	CPM	5.85	5.55
	CPM (rd)	7.95	7.60
	CP data	5.30	4.80
	CP (r) data	7.40	6.90
	SLC	3.10	3.00
	SLC (r)	5.40	5.10
	SRC	3.30	3.20
	SRC (r)	5.20	5.30
	SRE	3.65	3.55
	SRE (r)	5.75	5.30
	CCS	2.85	2.75
	CCS (r)	4.95	4.85
ARITHMETIC - WORD	INCP HL	3.60	3.50
	INCP HL,2	5.70	5.60
	INCP (rp)	5.55	5.45
	INCP (rp),2	5.70	5.60
	INCP HL,A	3.65	3.55
	INCP (rp),A	5.60	5.50
	DECP HL	3.60	3.50
	DECP HL,2	5.55	5.45
	DECP (rp)	5.55	5.45
	DECP (rp),2	5.70	5.60
	DECP HL,A	3.65	3.55
	DECP (rp),A	5.60	5.50
	INCI (disp),(index)	11.70	9.90
	INCI *(disp),(index)	15.30	13.60
	LFII (rp),(disp),(index)	12.30	11.10
	LFII (rp),*(disp),(index)	13.80	12.80
	DECI (disp),(index)	12.00	10.00
	DECI *(disp),(index)	15.60	13.70
	LFID (rp),(disp),(index)	12.40	11.00
	LFIC (rp),*(disp),(index)	13.90	12.60
BLOCK & FIELD	BT If a match:	1.85+(N*5.55)	1.90+(N*5.30)
	If no match:	2.35+(N*5.55)	2.40+(N*5.30)
	BTR If a match:	3.95+(N*5.75)	4.00+(N*5.60)
	If no match:	4.45+(N*5.75)	4.50+(N*5.60)

Instruction Category	Instruction	3810/3815/3820	3812/3817/3822
	BCV	If a match: 3.95+(N*7.45) If no match 4.45+(N*7.95)	4.00+(N*6.85) 4.50+(N*6.85)
	BCP	If a match: 2.35+(N*5.45) If no match: 1.85+(N*5.45)	2.40+(N*5.25) 1.90+(N*5.25)
	DFAC	4.45+(C*7.45)	4.50+(C*7.65)
	DFSB	4.45+(C*7.65)	4.50+(C*7.65)
	BFAC	2.35+(C*6.70)	2.40+(C*6.70)
	BFSB	2.35+(C*6.70)	2.40+(C*6.70)
	BFSL	2.35+(C*4.45)	2.40+(C*4.55)
	BFSR	4.45+(C*4.55)	4.50+(C*4.55)
BRANCH CONTROL	NOP	2.15	2.05
	NOJ loc	2.55	2.55
	JMP loc	5.60	4.90
	JT (cf) loc	6.05	5.35
	JF (cf) loc	6.05	5.35
	CALL loc	10.70	9.50
	CT (cf) loc	11.15	9.95
	CF (cf) loc	11.15	9.95
	RET	7.10	6.25
	RT (cf)	7.45	6.60
	RF (cf)	7.45	6.60
SYSTEM - PRIVILEGED	HALT(undefined instruction)	11.70	10.65 (10.55 in user mode)
	SYSTAT1	5.85	5.45
	SYSTAT2 - 8	6.25	5.60
	BETA	34.15	31.00
	ALPHA	34.05	30.60
	DI	3.20	3.10
	EI	3.20	3.10
	EJMP loc	9.05	7.80
	EUR	11.05	10.10
	UR	10.00	9.15
	BRL	4.85	4.50
	BRL (r)	6.95	6.60
	STL	8.00+(C*2.60) 0.45 if C>8 or 3.65 if C=0	8.10+(C*2.50) 0.55 if C>8 or 3.55 if C=0
	STLOr	10.45+(C*2.60) 0.45 if C>8 or 5.75 if C=0	10.50+(C*2.5) 0.55 if C>8 or 5.65 if C=0
	BP	11.30	10.40
	SC	10.30	10.20
	ACDO (No audio in progress)	5.75	5.30
	(Audio in progress)	5.20	5.00
	ACDOO	6.05	5.50 (5.20 if audio in progress)
	EX BEEP		2.90
	EX CLICK		3.40
	CLICKR	6.00	5.70 (5.40 if audio in progress)
	LODCF	22.50+(A*0.15) +(A/10)*0.4 (-1 if A not=0 & A MOD 10 = 0)	18.90+(A*0.15) 0.40 if A > 64 (-1 if A = 64)
5500 I/O BUS	IN	6.125	3.10 (+0.1status) 3.25 (non-RIM)
	IN (r)	8.225	IN + 2.10
	PIN	6.575	3.50 (+0.1status)

Instruction	3810/3815/3820	3812/3817/3822
PIN (r)	8.675	(3.35 non-RIM)
EX (exp)	11.70	PIN +2.10
EX (rs) (exp)	12.80	
EX ADR		5.20 (5.45 non-RIM)
EX (rs) ADR		EX ADR +2.10
EX STATUS		3.90
EX (rs) STATUS		6.00
EX (rs) DATA		3.75
EX WRITE		3.20 (3.00 non-RIM)
EX (rs) WRITE		5.30 (5.10 non-RIM)
EX COM1		3.65...5.00 (3.00 non-RIM)
EX (rs) COM1		5.75...7.10 (5.10 non-RIM)
EX COM2 & 3		2.70
EX (rs) COM2 & 3		4.80
EX COM4		4.45 (3.00 non-RIM)
EX (rs) COM4		6.55 (5.10 non-RIM)
MIN	10.125+(C*8.30)	6.30+(C*1.60)
MOUT	10.125+(C*9.05)	6.05+(C*1.60) (7.25 non-RIM)

